数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

932SQL450 数据表(PDF) 14 Page - Integrated Device Technology

部件名 932SQL450
功能描述  Integrated 85 ohm differential terminations
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IDT [Integrated Device Technology]
网页  http://www.idt.com
标志 IDT - Integrated Device Technology

932SQL450 数据表(HTML) 14 Page - Integrated Device Technology

Back Button 932SQL450 Datasheet HTML 10Page - Integrated Device Technology 932SQL450 Datasheet HTML 11Page - Integrated Device Technology 932SQL450 Datasheet HTML 12Page - Integrated Device Technology 932SQL450 Datasheet HTML 13Page - Integrated Device Technology 932SQL450 Datasheet HTML 14Page - Integrated Device Technology 932SQL450 Datasheet HTML 15Page - Integrated Device Technology 932SQL450 Datasheet HTML 16Page - Integrated Device Technology 932SQL450 Datasheet HTML 17Page - Integrated Device Technology 932SQL450 Datasheet HTML 18Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 23 page
background image
LOW-POWER CK420BQ DERIVATIVE FOR PCIE COMMON CLOCK ARCHITECTURES
14
REVISION B 03/06/15
932SQL450 DATASHEET
Electrical Characteristics–Input/Supply/Common Parameters
TA = TCOM; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
Ambient Operating
Temperature
TCOM
Commmercial range
0
70
°C
Input High Voltage
VIH
Single-ended inputs, except
SMBus, low threshold and tri-level
inputs
2VDD + 0.3
V
Input Low Voltage
VIL
Single-ended inputs, except
SMBus, low threshold and tri-level
inputs
GND - 0.3
0.8
V
Low Threshold Input-
High Voltage
VIH_FS
3.3 V +/-5%
0.7
VDD + 0.3
V
Low Threshold Input-
Low Voltage
VIL_FS
3.3 V +/-5%
VSS - 0.3
0.35
V
IIN
Single-ended inputs,
VIN = GND, VIN = VDD
-5
5
uA
IINP
Single-ended inputs.
VIN = 0 V; Inputs with internal pull-
up resistors
VIN = VDD; Inputs with internal pull-
down resistors
-200
200
uA
Input Frequency
Fi
25.00
MHz
2
Pin Inductance
Lpin
7nH
1
CIN
Logic Inputs
5
pF
1
COUT
Output pin capacitance
5
pF
1
CINX
X1 & X2 pins
5
pF
1
Clk Stabilization
TSTAB
From VDD Power-Up and after input
clock stabilization or de-assertion of
PD# to 1st clock
0.4
1.8
ms
1,2
SS Modulation Frequency
fMODIN
Allowable Frequency
(Triangular Modulation)
30
31.5
33
kHz
1
Tdrive_PD#
tDRVPD
Differential output enable after
PD# de-assertion
98
300
us
1,3
Tfall
tF
Fall time of control inputs
5
ns
1,2
Trise
tR
Rise time of control inputs
5
ns
1,2
SMBus Input Low
Voltage
VILSMB
0.8
V
SMBus Input
High Voltage
VIHSMB
2.1
VDDSMB
V
SMBus Output
Low Voltage
VOLSMB
@ IPULLUP
0.4
V
SMBus Sink Current
IPULLUP
@ VOL
4mA
Nominal Bus Voltage
VDDSMB
3V to 5V +/- 10%
2.7
5.5
V
SCLK/SDATA Rise Time
tRSMB
(Max VIL - 0.15) to (Min VIH + 0.15)
1000
ns
1
SCLK/SDATA Fall Time
tFSMB
(Min VIH + 0.15) to (Max VIL - 0.15)
300
ns
1
SMBus Operating
Frequency
fMAXSMB
Maximum SMBus operating
frequency
100
kHz
1Guaranteed by design and characterization, not 100% tested in production.
2Control input must be monotonic from 20% to 80% of input swing.
3Time from deassertion until outputs are >200 mV
Input Current
Capacitance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com