ICS831752I Data Sheet

CLOCK SWITCH FOR ATCA/AMC AND PCIe APPLICATIONS

ICS831752AGI REVISION A JUNE 28, 2012

2

©2012 Integrated Device Technology, Inc.

Table 1. Pin Descriptions

NOTE: Pullup and pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Function Table

Table 3. Direction Control Function Table

NOTE: X = 0 or 1

Number

Name

Type

Description

1

DIR_SEL

Input

Pulldown

Direction control for the FCLK I/O. Works in conjunction with nOEFCLK.

See Table 3 for function. LVCMOS/LVTTL interface levels.

2

nOEFCLK

Input

Pullup

Output enable for the FCLK I/O output. Works in conjunction with

DIR_SEL. See Table 3 for function. LVCMOS/LVTTL interface levels.

3, 10, 14

Power

Core and output power supply pin.

4, 5

FCLK, nFCLK

I/O

Differential I/O. Signal direction is controlled by DIR_SEL. Accepts

differential signals when operating as an input. Differential HCSL

signals when operating as an output. Internal source termination can be

disabled. See Table 3 for function.

6, 11, 15

GND

Power

Power supply ground.

7

CLK

Input

Pulldown

Non-inverting input.

8

nCLK

Input

Pulldown/Pullup

Inverting differential clock input.

9nc

Unused

No connect.

12, 13

nQ, Q

Output

Differential output pair. HCSL interface levels.

16

IREF

Input

An external fixed precision resistor (475

provides a reference current used for the differential current-mode Q

and FCLK outputs.

Symbol

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

Input Capacitance

4pF

51

k

Ω

Input Pullup Resistor

51

k

Ω

Input

Input

Operation

FCLK Function

DIR_SEL

nOEFCLK

00

Local clock mode 0. The input signal at CLK is routed to

both outputs Q and FCLK.

Differential HCSL output with internal 50

Ω source

termination

0 (default)

1 (default)

Local clock mode 1. The input signal at CLK is routed to

the output Q.

Output is disabled (high impedance). Internal 50

Ω

termination is disabled.

1X

Common reference clock mode. FCLK is the clock input.

Q is the clock output.

Differential clock input. Internal 50

Ω source

termination is disabled as well as output driver and

22.33