A6985F datasheet(44/77 Pages) STMICROELECTRONICS

44 / 77 page

Closing the loop

A6985F

44/77

DocID027738 Rev 2

6.5

Compensation network design

The maximum bandwidth of the system can be designed up to fSW/6 or up to 150 kHz to

guarantee a valid small signal model.

Equation 34

Equation 35

where gCS represents the current sense transconductance (see Table 5: Electrical

characteristics on page 8) and gm TYP the error amplifier transconductance.

Equation 36

Example 2

Considering A6985F3V3, VIN = 12 V, L = 4.7 H, COUT = 10 F, fSW = 2 MHz.

Assuming to design the compensation network to achieve a system bandwidth of 110 kHz:

Equation 37

Equation 38

so accordingly with Equation 35 and Equation 36:

Equation 39

Equation 40

min

fSW

--------- 150kHz







 BW C

OUT VOUT





0.85V gCS gm TYP



----------------------------------------------------------------

 R

C BW





--------------------------------------

fPOLE

·· 4kHz

RLOAD

VOUT

IOUT

--------------

6.6



107k

 110k



66pF 68pF



A6985F 数据表(PDF) 44 Page - STMicroelectronics

A6985F 数据表(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

数据表下载