L7292 datasheet(37/60 Pages) STMICROELECTRONICS

37 / 60 page

DocID028601 Rev 1

37/60

L7292

EEPROM

EEPROM description

128 bits of the user accessible EEPROM are provided in the device.

The EEPROM can be managed using the SETCTRL (“Setting Control”) register.

The registers 0x00 through 0x0E (15 registers of 8 bits) are user-accessible and can be

saved in the EEPROM to retain data at power-down. The EEPROM is managed as a whole

block, meaning that all bits from registers 0x00 to 0x0E are loaded and saved at once in

a single operation when accessing the EEPROM.

The SETCTRL (setting control) register is used to operate on the EEPROM.

To commence a write operation of the whole 0x00 - 0x0E block, the operations needed are

as follows:



Value 0x1 must be written via a serial interface to the SETCTRL.CMD bits

(reg. 0x0F [1:0]).



The SETCTRL.BUSY bit (reg. 0x0F [3]) will stay high for the duration of the EEPROM

writing process, and can be optionally polled to assess the write status.



The SETCTRL.CMD (reg. 0x0F [2]) can be optionally used to check if the operation

was successful (bit low).

To commence a read operation of the whole 0x00 - 0x0E block, the operations needed are

as follows:



Value 0x2 must be written via a serial interface to the SETCTRL.CMD bits

(reg. 0x0F [1:0]).



The SETCTRL.BUSY bit (reg. 0x0F [3]) will stay high for the duration of the EEPROM

reading process, and can be optionally polled to assess the read status.



The SETCTRL.CMD (reg. 0x0F [2]) can be optionally used to check if the operation

was successful (bit low).

To load the hard-coded default settings for registers 0x00 to 0x0E, value 0x3 must be written

via a serial interface to the SETCTRL.CMD bits (reg. 0x0F[1:0]).

L7292 数据表(PDF) 37 Page - STMicroelectronics

L7292 数据表(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载