STRFNFCA datasheet(9/74 Pages) STMICROELECTRONICS

9 / 74 page

STRFNFCA

Power management and operating modes

Doc ID 023077 Rev 10

9/74

3.2

Startup sequence

After the power supply is established at power-on, the STRFNFCA waits for a low pulse on

the pin IRQ_IN (t1) before automatically selecting the external interface (SPI or UART) and

entering Ready state after a delay (t3).

Note for pin SSI0: - - - SPI selected, –––– UART selected

Pin IRQ_IN low level < 0.2 VPS_Main.

Note:

When STRFNFCA leaves WFE mode (from Power-up, Hibernate, Tag Detector, or

Sleep/Field Detector) following an |RQ_IN/RX low level pulse, this pulse is NOT interpreted

as the UART start bit character.

Figure 4.

STRFNFCA initialization and operating state change

Supply off

PowerUP

Tag Detector

Sleep /

Field Detector

Hibernate

WAIT FOR EVENT

READY

Reader

Card

Emulation

ACTIVE

Protocol

Select cde

Serial I/F

selection

IDLE

cde

Wake

Protocol

Select cde

Figure 5.

Power-up sequence

MS20021V1

VPS

IRQ_IN

First valid

command

SSI_1

SSI_0

STRFNFCA 数据表(PDF) 9 Page - STMicroelectronics

STRFNFCA 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载