| 数据搜索系统,热门电子元器件搜索 |
|
VL6180X 数据表(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6180X 数据表(HTML) 10 Page - STMicroelectronics |
|
10 / 79 page ![]() Overview VL6180X 10/79 DocID026171 Rev 6 1.4 Application schematic Figure 3 shows the schematic of the VL6180X. Figure 3. Root part number 1 schematic 1. Open drain. Recommend 47 k Ω 2. Open drain. Pull up resistors typically fitted once per I2C bus at host 3. No connects can also be grounded if required Note: Capacitors on AVDD and AVDD_VCSEL should be placed as close as possible to the supply pads. Table 2. VL6180X pin numbers and signal descriptions Pin number Signal name Signal type Signal description 1 GPIO1 Digital I/O Interrupt output. Open-drain. 2 NC No connect or ground 3 NC No connect or ground 4 GPIO0/CE Digital I/O Power-up default is chip enable (CE). It should be pulled high with a 47 k Ω resistor. 5 SCL Digital input I2C serial clock 6 SDA Digital I/O I2C serial data 7 NC No connect or ground 8 AVDD_VCSEL Supply VCSEL power supply. 2.6 to 3.0 V 9 AVSS_VCSEL Ground VCSEL ground 10 AVDD Supply Digital/analog power supply. 2.6 to 3.0 V 11 NC No connect or ground 12 AVSS Ground Digital/analog ground VL6180X 1 6 7 12 GPIO1 NC NC(3) SCL SDA GPIO0 AVSS AVDD NC AVDD_VCSEL NC AVSS_VCSEL 3 4 5 8 9 10 11 2 2.8V 1.8V or 2.8V GPIO1(1) GPIO0(1) SCL(2) SDA(2) 4.7 uF 100 nF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |