VL6180X datasheet(40/79 Pages) STMICROELECTRONICS

40 / 79 page

Device registers

VL6180X

40/79

DocID026171 Rev 6

Device registers

This section describes in detail all user accessible device registers. Registers are grouped

by function as shown in Table 22. to make them easier to read but also to simplify multi-byte

read/write I2C accesses (burst mode). More details in Section 5. Reset values are given for

each register which denotes the register value in software standby.

Note that registers can be 8-,16- or 32-bit. Multi-byte registers are always addressed in

ascending order with MSB first as shown in Table 23.

6.1

Some registers are encoded to allow rational numbers to be expressed efficiently. Table 24

gives an explanation of 9.7 and 4.4 encoding formats.

Table 22. Register groups

Address range

IDENTIFICATION

0x00 - 0x0F

SYSTEM SETUP

0x10 - 0x17

RANGE SETUP

0x18 - 0x37

ALS SETUP

0x38 - 0x40

RESULTS

0x4D - 0x80

Table 23. 32-bit register example

Byte

Address

MSB

Address + 1

Address + 2

Address + 3

LSB

Table 24. 9.7 and 4.4 register formats

Format

Description

4.4

8 bits = 4 integer bits + 4 fractional bits (stored as 1 byte)

Encoding example: the value 4.2 is multiplied by 16 (24) rounded

and stored as 67 decimal.

Decoding example: 67 is divided by 16 = 4.19.

9.7

16 bits = 9 integer bits + 7 fractional bits (stored over 2 bytes)

Encoding example: the value 4.2 is multiplied by 128 (27) rounded

and stored as 537 decimal.

Decoding example: 537 is divided by 128 = 4.19.

VL6180X 数据表(PDF) 40 Page - STMicroelectronics

VL6180X 数据表(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载