DP8570AV datasheet(3/26 Pages) NSC

3 / 26 page

AC Electrical Characteristics

VCC e 5V g10% VBB e 3V VPFAIL l VIH CL e 100 pF (unless otherwise specified)

Symbol

Parameter

Min

Max

Units

READ TIMING

tAR

Address Valid Prior to Read Strobe

tRW

Read Strobe Width (Note 9)

tCD

Chip Select to Data Valid Time

tRAH

Address Hold after Read (Note 10)

tRD

Read Strobe to Valid Data

tDZ

Read or Chip Select to TRI-STATE

tRCH

Chip Select Hold after Read Strobe

tDS

Minimum Inactive Time between Read or Write Accesses

WRITE TIMING

tAW

Address Valid before Write Strobe

tWAH

Address Hold after Write Strobe (Note 10)

tCW

Chip Select to End of Write Strobe

tWW

Write Strobe Width (Note 11)

tDW

Data Valid to End of Write Strobe

tWDH

Data Hold after Write Strobe (Note 10)

tWCH

Chip Select Hold after Write Strobe

TIMER 0TIMER 1 TIMING

FTCK

Input Frequency Range

MHz

tCK

Propagation Delay Clock to Output

120

tGO

Propagation Delay G0 to G1

100

to Timer Output (Note 12)

tPGW

Pulse Width G0 or G1

(Note 12)

tGS

Setup Time G0 G1 to TCK (Note 13)

100

INTERRUPT TIMING

tROLL

Clock Rollover to INTR Out is Typically 165 ms

Note 9

Read Strobe width as used in the read timing table is defined as the period when both chip select and read inputs are low Hence read commences when

both signals are low and terminates when either signal returns high

Note 10

Hold time is guaranteed by design but not production tested This limit is not used to calculate outgoing quality levels

Note 11

Write Strobe width as used in the write timing table is defined as the period when both chip select and write inputs are low Hence write commences when

both signals are low and terminates when either signal returns high

Note 12

Timers in Mode 3

Note 13

Guaranteed by design not production tested This limit is not used to calculate outgoing quality levels

AC Test Conditions

Input Pulse Levels

GND to 30V

Input Rise and Fall Times

6 ns (10% – 90%)

Input and Output

13V

Reference Levels

TRI-STATE Reference

Active High a05V

Levels (Note 15)

Active Low b05V

Note 14

CL e 100 pF includes jig and scope capacitance

Note 15

S1 e VCC for active low to high impedance measurements

S1 e GND for active high to high impedance measurements

S1 e open for all other timing measurements

Capacitance (TA e 25 C f e 1 MHz)

Symbol

Parameter

Typ

Units

(Note 16)

CIN

Input Capacitance

COUT

Output Capacitance

Note 16

This parameter is not 100% tested

Note 17

Output rise and fall times 25 ns max (10%–90%) with 100 pF load

TLF8638 – 23

DP8570AV 数据表(PDF) 3 Page - National Semiconductor (TI)

DP8570AV 数据表(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

数据表下载