数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP8553 数据表(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
部件名 LP8553
功能描述  LP8553 High-Efficiency LED Backlight Driver for Notebooks
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP8553 数据表(HTML) 34 Page - Texas Instruments

Back Button LP8553 Datasheet HTML 30Page - Texas Instruments LP8553 Datasheet HTML 31Page - Texas Instruments LP8553 Datasheet HTML 32Page - Texas Instruments LP8553 Datasheet HTML 33Page - Texas Instruments LP8553 Datasheet HTML 34Page - Texas Instruments LP8553 Datasheet HTML 35Page - Texas Instruments LP8553 Datasheet HTML 36Page - Texas Instruments LP8553 Datasheet HTML 37Page - Texas Instruments LP8553 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 42 page
background image
LP8553
SNVS701B – SEPTEMBER 2011 – REVISED JANUARY 2014
www.ti.com
EEPROM ADDRESS 5 register
Name
Bit
Access
Description
EN_VSYNC
7
R/W
Enable VSYNC function
0 = VSYNC input disabled
1 = VSYNC input enabled. VSYNC signal is used by the internal PLL to generate
PWM output and boost frequency.
DITHER
6:5
R/W
Dither function controls
00 = Dither function disabled
01 = 1-bit dither used for output PWM transitions
10 = 2-bit dither used for output PWM transitions
11 = 3-bit dither used for output PWM transitions
VBOOST
4:0
R/W
Boost voltage control from 10V to 40V with 1V step. If adaptive boost control is
enabled, this sets the initial start voltage for the boost converter. If adaptive mode
is disabled, this will directly set the output voltage of the boost converter.
0 0000 = 10V
0 0001 = 11V
0 0010 = 12V
...
1 1101 = 39V
1 1110 = 40V
1 1111 = 40V
EEPROM Address 6
Address A6h
EEPROM ADDRESS 6 register
7
6
5
4
3
2
1
0
PLL[12:5]
Name
Bit
Access
Description
PLL
7:0
R/W
13-bit counter value for PLL, 8 MSB bits. PLL[12:0] bits are used when en_vsync =
1. See table below for PLL value calculation.
EEPROM Address 7
Address A7h
EEPROM ADDRESS 7 register
7
6
5
4
3
2
1
0
PLL[4:0]
EN_F_RES
HYSTERESIS[1:0]
Name
Bit
Access
Description
PLL
7:3
R/W
13-bit counter value for PLL, 5 LSB bits. PLL[12:0] bits are used when en_vsync = 1. See
table below for PLL value calculation.
EN_F_RES
2
R/W
Enable PWM output frequency set resistor
0 = Resistor is disabled and PWM output frequency is set with PWM_FREQ EEPROM
register bits
1 = PWM frequency set resistor is enabled. RFSET defines the output PWM frequency. See
table in PWM Frequency Setting for full description of the PWM frequencies.
HYSTERESIS
1:0
R/W
PWM input hysteresis function. Will define how small changes in the PWM input are
ignored to remove constant switching between two values.
00 = OFF
01 = 1-bit hysteresis with 11-bit resolution
10 = 1-bit hysteresis with 10-bit resolution
11 = 1-bit hysteresis with 8-bit resolution
34
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated
Product Folder Links: LP8553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com