数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TP3402 数据表(PDF) 13 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 TP3402
功能描述  DASL Digital Adapter for Subscriber Loops
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

TP3402 数据表(HTML) 13 Page - National Semiconductor (TI)

Back Button TP3402 Datasheet HTML 8Page - National Semiconductor (TI) TP3402 Datasheet HTML 9Page - National Semiconductor (TI) TP3402 Datasheet HTML 10Page - National Semiconductor (TI) TP3402 Datasheet HTML 11Page - National Semiconductor (TI) TP3402 Datasheet HTML 12Page - National Semiconductor (TI) TP3402 Datasheet HTML 13Page - National Semiconductor (TI) TP3402 Datasheet HTML 14Page - National Semiconductor (TI) TP3402 Datasheet HTML 15Page - National Semiconductor (TI) TP3402 Datasheet HTML 16Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
Timing Characteristics (Continued)
Unless otherwise noted VCC ea5V g5% TA e 0 Cto70 C Typical characteristics are specified at VCC e 5V TA e 25 C
All signals are referenced to GND
Symbol
Parameter
Conditions
Min
Max
Units
D CHANNEL INTERFACE
(Figure 11
12)
tSDDC
Set Up Time DX
100
ns
Valid to DCLK Low
tHCD
Hold Time DCLK Low
100
ns
to DX Invalid
tDDCD
Delay Time DCLK High to
Load e 100 pF
220
ns
Dr Data Valid
a
2 LSTTL Inputs
tSDCB
Set-Up Time DCLK
Master Mode
50
ns
Transitions to BCLK High
Only
tHBDC
Hold Time BCLK High
Master Mode
50
ns
to DCLK Transitions
Only
tSDCF
Set-Up Time DCLK
Master Mode
70
ns
Transitions to FSa HIgh
Only
tDDED
Delay Time DEN High
Load e 100 pF a
200
ns
to Dr Valid
2 LSTTL Inputs
tSDEB
Set-Up Time DEN to
100
ns
BCLK Low
tSDBC
Set-Up Time Dx
50
ns
to BCLK Low
tHBCD
Hold Time BCLK
50
ns
Low to Dx Invalid
tDBCD
Delay Time BCLK
Load e 100 pF
190
ns
High to Dr Valid
a
2 LSSTL Inputs
tDCDZ
Delay Time DEN
140
ns
Low to Dr High Impedance
CONTROL INTERFACE
(Figure 13)
tCH
CCLK High Duration
250
ns
tCL
CCLK Low Duration
250
ns
tSIC
Setup Time CI
100
ns
Valid to CCLK High
tHCI
Hold Time CCLK High
0
ns
to CI Invalid
tSSC
Setup Time from CS
200
ns
Low to CCLK High
tHCS
Hold Time from CCLK
10
ns
Low to CS
tDCO
Delay Time from CCLK Low
Load e 100 pF
150
ns
to C0 Data Valid
a
2 LSTTL Inputs
tDSO
Delay Time from CS
1st Bit Only
100
ns
Low to CO Valid
tDSZ
Delay Time from CS High
100
ns
to CO High Impedance
tDCI
Delay Time from CCLK1
120
ns
High to INT High Impedance
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com