CS5505-ASZ datasheet(24/40 Pages) CIRRUS

24 / 40 page

Figure 14 illustrates the System Connection Dia-

gram for the CS5505/6 using a single +5V

supply. Note that all supply pins are bypassed

with 0.1

µF capacitors and that the VD+ digital

supply is derived from the VA+ supply.

Figure 15 illustrates the CS5505/6 using dual

supplies of +5 and -5V.

Figure 16 illustrates the CS5505/6 using dual

supplies of +10V analog and +5V digital.

When using separate supplies for VA+ and

VD+, VA+ must be established first.

VD+

should never become more positive than VA+

under any operating condition. Remember to in-

vestigate transient power-up conditions, when

one power supply may have a faster rise time.

CS5505/6

+5V

Analog

Supply

VD+

Ω

VA+

M/SLP

SCLK

SDATA

CAL

VREF+

VREF-

DGND

VA-

DRDY

BP/UP

AIN1+

AIN-

AIN2+

AIN3+

AIN4+

CONV

Note:

XIN

XOUT

To use the internal 2.5 volt reference see Figure 6.

*Unused analog inputs

should be tied to AIN-

0.1

µF

0.1

µF

Analog*

Signal

Sources

Signal

Ground

32.768 kHz

Voltage

Reference

VREFOUT

Calibration

Control

Bipolar/

Unipolar

Input Select

Unused Logic

inputs must be

connected to

VD+ or DGND.

Control

Logic

Serial

Data

Interface

Sleep Mode

Control

and

Output Mode

Select

Optional

Clock

Source

0.1

µF

-5V

Analog

Supply

Figure 15. CS5505/6 System Connection Diagram Using External Reference, Dual Supplies

CS5505/6/7/8

DS59F4

CS5505/6/7/8

DS59F5

CS5505-ASZ 数据表(PDF) 24 Page - Cirrus Logic

CS5505-ASZ 数据表(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

CS5505-ASZ 数据表(PDF) 24 Page - Cirrus Logic

CS5505-ASZ 数据表(HTML) 24 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载