| 数据搜索系统,热门电子元器件搜索 |
|
DP7261 数据表(PDF) 5 Page - Copal Electronics |
|
|
|||||||||||||||||||||||||||||
DP7261 数据表(HTML) 5 Page - Copal Electronics |
|
5 / 15 page ![]() DP7261 © NIDEC COPAL ELECTRONICS CORP. 5 Doc. No. MD-2122 Rev. E Characteristics subject to change without notice D.C. OPERATING CHARACTERISTICS VCC = +2.5V to +6.0V, unless otherwise specified. s t i n U x a M n i M s n o i t i d n o C t s e T r e t e m a r a P l o b m y S ICC1 Power Supply Current fSCL = 400kHz, SDA = Open VCC = 6V, Inputs = GNDs 1mA Power Supply Current fSCK = 400kHz, SDA Open 5 mA ICC2 Non-volatile WRITE VCC = 6V, Input = GND ISB Standby Current (VCC = 5.0V) VIN =GND or VCC, SDA = Open 1 µA ILI Input Leakage Current VIN = GND to VCC 10 µA ILO Output Leakage Current VOUT = GND to VCC 10 µA VIL V 1 - e g a t l o V w o L t u p n I CC x 0.3 V VIH V e g a t l o V h g i H t u p n I CC x 0.7 VCC + 1.0 V VOL1 Output Low Voltage (VCC = 3.0V) IOL V 4 . 0 A m 3 = VOH1 Output High Voltage IOH = -1.6mA VCC – 0.8 V PIN CAPACITANCE (1) TA = 25ºC, f = 1.0MHz, VCC = 5V, unless otherwise specified. s t i n U x a M s n o i t i d n o C t s e T l o b m y S COUT (1) V ) O S ( e c n a t i c a p a C t u p t u O OUT =0V 8 pF CIN (1) Input Capacitance ( CS ¯¯¯, SCK, SI, WP ¯¯¯,HOLD ¯¯¯¯¯,A0, A1) VIN =0V 6 pF A.C. CHARACTERISTICS s n o i t i d n o C t s e T r e t e m a r a P l o b m y S Min Max Units tSU s n 0 5 e m i T p u t e S a t a D tH s n 0 5 e m i T d l o H a t a D tWH s n 5 2 1 e m i T h g i H K C S tWL s n 5 2 1 e m i T w o L K C S fSCK z H M 3 C D y c n e u q e r F k c o l C tLZ HOLD ¯¯¯¯¯ to Output Low Z 50 ns tRI (1) s µ 2 e m i T e s i R t u p n I tFI (1) s µ 2 e m i T ll a F t u p n I tHD HOLD ¯¯¯¯¯ Setup Time 100 ns tCD HOLD ¯¯¯¯¯ Hold Time 100 ns tV s n 0 0 2 w o L k c o l C m o r f d il a V t u p t u O tHO s n 0 e m i T d l o H t u p t u O tDIS s n 0 5 2 e m i T e l b a s i D t u p t u O tHZ HOLD ¯¯¯¯¯ to Output High Z 100 ns tCS CS ¯¯¯ High Time 2ns tCSS CS ¯¯¯ Setup Time 250 ns tCSH CS ¯¯¯ Hold Time CL =50pF 250 ns Note: (1) This parameter is tested initially and after a design or process change that affects the parameter. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |