数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADT7461ARMZ-R7 数据表(PDF) 3 Page - ON Semiconductor

部件名 ADT7461ARMZ-R7
功能描述  Temperature Monitor with Series Resistance Cancellation
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

ADT7461ARMZ-R7 数据表(HTML) 3 Page - ON Semiconductor

  ADT7461ARMZ-R7 Datasheet HTML 1Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 2Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 3Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 4Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 5Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 6Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 7Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 8Page - ON Semiconductor ADT7461ARMZ-R7 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
ADT7461
http://onsemi.com
3
Table 3. PIN ASSIGNMENT
Pin No.
Mnemonic
Description
1
VDD
Positive Supply, 3.0 V to 5.5 V.
2
D+
Positive Connection to Remote Temperature Sensor.
3
D−
Negative Connection to Remote Temperature Sensor.
4
THERM
Open-Drain output that can be used to turn a fan on/off or throttle a CPU clock in the event of an
overtemperature condition. Requires pullup to VDD.
5
GND
Supply Ground Connection.
6
ALERT/THERM2
Open-Drain Logic Output Used as Interrupt or SMBus Alert. This may also be configured as a
second THERM output. Requires pullup resistor.
7
SDATA
Logic Input/Output, SMBus Serial Data. Open-Drain output. Requires pullup resistor.
8
SCLK
Logic Input, SMBus Serial Clock. Requires pullup resistor.
Table 4. SMBus TIMING SPECIFICATIONS (Note 1)
Parameter
Limit at TMIN and TMAX
Unit
Description
fSCLK
400
kHz max
tLOW
1.3
ms min
Clock low period, between 10% points.
tHIGH
0.6
ms min
Clock high period, between 90% points.
tR
300
ns max
Clock/data rise time.
tF
300
ns max
Clock/data fall time.
tSU; STA
600
ns min
Start condition setup time.
tHD; STA (Note 2)
600
ns min
Start condition hold time.
tSU; DAT (Note 3)
100
ns min
Data setup time.
tHD; DAT
300
ns min
Data hold time.
tSU; STO (Note 4)
600
ns min
Stop condition setup time.
tBUF
1.3
ms min
Bus free time between stop and start conditions.
1. Guaranteed by design, but not production tested.
2. Time from 10% of SDATA to 90% of SCLK.
3. Time for 10% or 90% of SDATA to 10% of SCLK.
4. Time for 90% of SCLK to 10% of SDATA.
Figure 2. Serial Bus Timing
STOP
START
tSU; DAT
tHIGH
tF
tHD; DAT
tR
tLOW
tSU; STO
STOP START
SCLK
SDATA
tBUF
tHD; STA
tHD; STA
tSU; STA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com