CS89712 datasheet(108/170 Pages) CIRRUS

108 / 170 page

CS89712

108

DS502PP2

3.16.1.1

DAI Enable (DAIEN)

The DAI enable (DAIEN) bit is used to enable and disable all DAI operation.

When the DAI is disabled, all of its clocks are powered down to minimize power consumption. Note

that DAIEN is the only control bit within the DAI interface that is reset to a known state. It is cleared

to zero to ensure the DAI timing is disabled following a reset of the device.

When the DAI timing is enabled, SCLK begins to transition and the start of the first frame is signaled

by driving the LRCK pin low. The rising and falling-edge of LRCK coincides with the rising and falling-

edge of SCLK. As long as the DAIEN bit is set, the DAI interface operates continuously, transmitting

and receiving 128 bit data frames. When the DAIEN bit is cleared, the DAI interface is disabled im-

mediately, causing the current frame which is being transmitted to be terminated. Clearing DAIEN re-

sets the DAI’s interface FIFOs. However DAI data register 3, the control register and the status

fore re-enabling the DAI interface.

3.16.1.2

DAI Interrupt Generation

The DAI interface can generate four maskable interrupts and four non-maskable interrupts, as de-

scribed in the sections below. Only one interrupt line is wired into the interrupt controller for the whole

DAI interface. This interrupt is the wired OR of all eight interrupts (after masking where appropriate).

The software servicing the interrupts must read the status register in the DAI to determine which

source(s) caused the interrupt. It is possible to prevent any DAI sources causing an interrupt by mask-

ing the DAI interrupt in the interrupt controller register.

3.16.1.3

Left Channel Transmit FIFO Interrupt Mask (LCTM)

The Left channel sample transmit FIFO interrupt mask (LCTM) bit is used to mask or enable the left

channel sample transmit FIFO service request interrupt. When LATM = 0, the interrupt is masked and

the state of the Left Channel Transmit FIFO service request (LCTS) bit within the DAI status register

is ignored by the interrupt controller. When LCTM = 1, the interrupt is enabled and whenever LCTS

is set (one) an interrupt request is made to the interrupt controller. Note that programming LCTM = 0

does not affect the current state of LCTS or the Left Channel Transmit FIFO logic’s ability to set and

clear LCTS; it only blocks the generation of the interrupt request.

3.16.1.4

Left Channel Receive FIFO Interrupt Mask (LARM)

The left channel sample receive FIFO interrupt mask (LCRM) bit is used to mask or enable the Left

Channel Receive FIFO service request interrupt. When LCRM = 0, the interrupt is masked and the

state of the left channel sample receive FIFO service request (LCRS) bit within the DAI status register

is ignored by the interrupt controller. When LCRM = 1, the interrupt is enabled and whenever LCRS

is set (one) an interrupt request is made to the interrupt controller. Note that programming LCRM = 0

does not affect the current state of LCRS or the Left Channel Receive FIFO logic’s ability to set and

clear LCRS, it only blocks the generation of the interrupt request.

3.16.1.5

Right Channel Transmit FIFO Interrupt Mask (RCTM)

The Right Channel Transmit FIFO interrupt mask (RCTM) bit is used to mask or enable the right chan-

nel transmit FIFO service request interrupt. When RCTM = 0, the interrupt is masked and the state of

the Right Channel Transmit FIFO service request (RCTS) bit within the DAI status register is ignored

by the interrupt controller. When RCTM = 1, the interrupt is enabled and whenever RCTS is set (one)

an interrupt request is made to the interrupt controller. Note that programming RCTM = 0 does not

affect the current state of RCTS or the Right Channel Transmit FIFO logic’s ability to set and clear

RCTS, for it only blocks the generation of the interrupt request.

CS89712 数据表(PDF) 108 Page - Cirrus Logic

CS89712 数据表(HTML) 108 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载