CS8401A-CS datasheet(9/34 Pages) ETC

9 / 34 page

digital audio specifications, V = 0 signifies the

audio signal is suitable for conversion to analog.

B1 and B0 select one of three modes for the

buffer memory. The different modes are shown

in Figure 5 and the bit combinations in Table 2.

More information on the different modes can be

found in the Buffer Memory section. Bit 2, CRCE, is

the channel status CRCC enable and should only be

used in professional mode. When CRCE is high, the

X:02

RST

MUTE

CRCE

B1: with B0, selects the buffer memory mode.

V: Validity bit of current sample.

B0: with B1, selects the buffer memory mode.

M1: with M0, selects MCK frequency.

M0: with M1, selects MCK frequency.

CRCE: Channel status CRC Enable. Professional mode only.

MUTE: When clear, transmitted audio data is set to zero.

RST: When clear, drivers are disabled, frame counters cleared.

Figure 8. Control Register 2

X:01

MASK0

MASK1

MASK2

TRNPT

BKST

MASK1: Interrupt mask for FLAG1.

MASK2: Interrupt mask for FLAG2. A "1" enables the interrupt.

MASK0: Interrupt mask for FLAG0.

BKST: Causes realignment of data block when set to "1".

TRNPT: Selects Transparent Mode appropriately setting data

delay through device

Figure 7. Control Register 1

X:00

FLAG0

FLAG1

FLAG2

FLAG1: Memory mode dependent - See figure 11

FLAG2: High for first four bytes of channel status

FLAG0: High for last two bytes of user data.

Figure 6. Status Register

User Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

Left C. S.

Data

Auxiliary

Data

Last

20 Bytes

Channel

Status

Data

Status register 0

Control Register 1

Control Register 2

Control Register 3

C. S.

Data

Left

C. S.

Data

Right

C. S.

Data

1st Four

Bytes of

Right

C. S. Data

Memory Mode

Figure 5. CS8401A Buffer Memory Modes

Table 1. MCLK Frequencies

MCLK

128

× Input Word Rate

192

× Input Word Rate

256

× Input Word Rate

384

× Input Word Rate

Mode

Buffer Memory Contents

Channel Status

Auxiliary Data

Independent Channel Status

Reserved

Table 2. Buffer Memory Modes

CS8401A

DS60F1

CS8401A-CS 数据表(PDF) 9 Page - List of Unclassifed Manufacturers

CS8401A-CS 数据表(HTML) 9 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载

链接网址

CS8401A-CS 数据表(PDF) 9 Page - List of Unclassifed Manufacturers

CS8401A-CS 数据表(HTML) 9 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表 下载

链接网址

数据表下载