CS8401A-CS datasheet(12/34 Pages) ETC

12 / 34 page

ples, the user read pointer is reset to 04H (Hex)

and the cycle repeats.

Flag 0 in the status register monitors the position

of the internal user data read pointer. When the

first byte, location 04H, is read, flag 0 is set low

and when the third byte, location 06H, is read,

flag 0 is set high. If mask 0 in control register 1

is set, a transition of flag 0 will generate a low

pulse on the interrupt pin. The value of flag 0

indicates which two bytes the part will read next,

thereby indicating which two bytes are free to be

updated.

Flag 1 is mode dependent, changing with buffer

memory configuration, and is discussed in the

individual buffer mode sections.

Flag 2 is set high when byte 0 of the channel

status, address 08H, is read, and set low when

byte 4, address 0BH, is read. Therefore, flag 2

high indicates the part is reading the first four

bytes of channel status, and the last 20 bytes are

free to update. If the interrupt mask bit for flag 2

is set, the rising edge will cause an interrupt in-

dicating the beginning of a channel status block

as shown in Figure 11. Although a falling edge

Flag 0

Flag 1

Mode 0

Flag 1

Modes 1 & 2

Flag 2

Audio Data

28 29 30 31

10 11 12 13 14 15161718 1920212223

Channel Status Byte

(Expanded)

bit

Frame

Sub-frame

Block

(384 Audio Samples)

See figure 15

Validity

User Data

Channel Status Data

Parity Bit

VU C

MSB

Aux Data

LSB

Preamble

B 0

A 0

A 1

B 1

B 2

A 2

B 7

A 7

Figure 11. CS8401A Status Register Flag Timing

CS8401A

DS60F1

CS8401A-CS 数据表(PDF) 12 Page - List of Unclassifed Manufacturers

CS8401A-CS 数据表(HTML) 12 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载