| 数据搜索系统,热门电子元器件搜索 |
|
ADL5205ACPZ-R7 数据表(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADL5205ACPZ-R7 数据表(HTML) 16 Page - Analog Devices |
|
16 / 32 page ![]() Data Sheet ADL5205 Rev. 0 | Page 15 of 31 CH2 500mV/div 50Ω BW:8.0G CH3 300mV/div 50Ω BW:5.0G 20.0ns/div 6.25GS/s 160ps/pt A CH2 1.57V 3 2 T Figure 42. Enable Time Domain Response at VPOS = 3.3 V CH2 500mV/div 50Ω BW:8.0G CH3 300mV/div 50Ω BW:5.0G 40.0ns/div 25.0GS/s 40.0ps/pt A CH2 1.53V 3 2 T Figure 43. Fast Attack Step Time Domain Response at VPOS = 5 V CH2 500mV/div 50Ω BW:8.0G CH3 300mV/div 50Ω BW:5.0G 20.0ns/div 25.0GS/s 40.0ps/pt A CH2 1.53V 3 2 T Figure 44. Fast Attack Step Time Domain Response at VPOS = 3.3 V 70 0 10 30 50 20 40 60 10 100 1k FREQUENCY (MHz) CMRR 5V CMRR 3.3V Figure 45. CMRR vs. Frequency at Maximum Gain 250 200 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 150 VCMA OR VCMB (V) 100 50 0 3.3V 5V SETTLING TO WITHIN 1 dB, FOR GAIN STEP FROM −9dB TO 26dB Figure 46. Maximum Gain Transition Settling Time vs. Output Common- Mode Voltage (VCMA or VCMB) 800 850 900 950 1000 10 100 1000 FREQUENCY (MHz) 3.3V, PM = 0 3.3V, PM = 1 5V, PM = 0 5V, PM = 1 Figure 47. Group Delay at Maximum Gain vs. Frequency over VPOS and Power Modes |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |