数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADL5205ACPZ-R7 数据表(PDF) 19 Page - Analog Devices

部件名 ADL5205ACPZ-R7
功能描述  Dual, 35 dB Range, 1 dB Step Size DGA
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL5205ACPZ-R7 数据表(HTML) 19 Page - Analog Devices

Back Button ADL5205ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 22Page - Analog Devices ADL5205ACPZ-R7 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 32 page
background image
ADL5205
Data Sheet
Rev. 0 | Page 18 of 31
APPLICATIONS INFORMATION
BASIC CONNECTIONS
Figure 51 shows the basic connections for operating the ADL5205.
Apply a voltage of 3.3 V or 5 V to the VPOS pins. Decouple
each supply pin with at least one low inductance, surface-mount
ceramic capacitor of 0.1 μF placed as close to the device as possible.
The differential outputs have a dc common-mode voltage that is
approximately half of the supply; therefore, decouple these outputs
using 0.1 μF capacitors to the balanced load. The balanced
differential inputs have the same dc common-mode voltage as
the outputs; the inputs are decoupled using 0.1 μF capacitors as
well. The digital pins, mode control pins, associated SPI pins,
and parallel gain control pins, (PM, PWUPA, and PWUPB)
operatefrom a 3.3 V voltage.
To enable each channel of the ADL5205, pull the PWUPA pin or
the PWUPB pin high (2.0 V ≤ PWUPA/PWUPB ≤ 3.3 V). A logic
low on the PWUPA pin or the PWUPB pin sets the channel to
sleep mode, reducing the current consumption to approximately
7 mA per channel. The VCMA and the VCMB pins are the
reference inputs for the output common-mode voltage of each
channel, and they must be decoupled with 0.1 μF capacitors.
3.3V
1
2
3
4
5
6
7
8
9
10
23
24
25
26
27
28
29
30
22
21
3.3V
3.3V
3.3V
EXPOSED
PAD
BALANCED
LOAD
V
POS
ADL5205
BALANCED
SOURCE
AC
0.1µF
0.1µF
0.1µF
0.1µF
10µF
0.1µF
BALANCED
SOURCE
AC
0.1µF
0.1µF
0.1µF
CHANNEL B
PARALLEL INTERFACE
CHANNEL B
PARALLEL INTERFACE
0.1µF
0.1µF
BALANCED
LOAD
0.1µF
0.1µF
A4
A5
MODE1
MODE0
PM
DNC
SDIO/B5
SCLK/B4
CSA/A3
GS1/CSB/B3
DNC
VPOS
DNC
DNC
VPOS
DNC
VOUTB–
VOUTB+
VOUTA+
VOUTA–
NOTES
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THESE PINS.
2. THE EXPOSED PAD MUST BE CONNECTED TO A LOW IMPEDANCE GROUND PLANE.
THIS IS THE GROUND (0V) REFERENCE FOR ALL THE VOLTAGES IN TABLE 1.
Figure 51. Basic Connections



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com