WM8750LEFLSLASHR datasheet(16/56 Pages) WOLFSON

16 / 56 page

WM8750L

Product Preview

PP Rev 1.77 May 2003

DEVICE DESCRIPTION

INTRODUCTION

The WM8750L is a low power audio codec offering a combination of high quality audio, advanced

features, low power and small size. These characteristics make it ideal for portable digital audio

applications such as MP3 and minidisk player / recorders.

The device includes three stereo analogue inputs that can be switched internally. Each can be used

as either a line level input, as a microphone input or be selected as a mono differential input. A

programmable gain amplifier with automatic level control (ALC) keeps the recording volume constant.

The on-chip stereo ADC and DAC are of a high quality using a multi-bit, low-order oversampling

architecture to deliver optimum performance with low power consumption.

The DAC output signal first enters an analogue mixer where an analogue input and/or the post-ALC

signal can be added to it. This mix is available on line and headphone outputs.

The WM8750L has a configurable digital audio interface where ADC data can be read and digital

audio playback data fed to the DAC. It supports a number of audio data formats including I

2S, DSP

Mode (a burst mode in which frame sync plus 2 data packed words are transmitted), MSB-First, left

justified and MSB-First, right justified, and can operate in master or slave modes.

The WM8750L uses a unique clocking scheme that can generate many commonly used audio

sample rates from either a 12.00MHz USB clock or an industry standard 256/384 f

clock. This

feature eliminates the common requirement for an external phase-locked loop (PLL) in applications

where the master clock is not an integer multiple of the sample rate. Sample rates of 8kHz,

11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz can be

generated. The digital filters used for recording and playback are optimised for each sampling rate

used.

To allow full software control over all its features, the WM8750L offers a choice of 2 or 3 wire MPU

control interface. It is fully compatible and an ideal partner for a wide range of industry standard

microprocessors, controllers and DSPs.

The design of the WM8750L has given much attention to power consumption without compromising

performance. It operates at very low voltages, and includes the ability to power off parts of the

circuitry under software control, including standby and power off modes.

INPUT SIGNAL PATH

The input signal path for each channel consists of a switch to select between three analogue inputs,

followed by a PGA (programmable gain amplifier) and an optional microphone gain boost. A

differential input of either (LINPUT1 – RINPUT1) or (LINPUT2 – RINPUT2) may also be selected.

The gain of the PGA can be controlled either by the user or by the on-chip ALC function (see

Automatic Level Control).

The signal then enters an ADC where it is digitised. Alternatively, the two channels can also be

mixed in the analogue domain and digitised in one ADC while the other ADC is switched off. The

mono-mix signal appears on both digital output channels.

SIGNAL INPUTS

The WM8750L has three sets of high impedance, low capacitance AC coupled analogue inputs,

LINPUT1/RINPUT1, LINPUT2/RINPUT2 and LINPUT3/RINPUT3. The LINSEL and RINSEL control

bits select between them. These inputs can be configured as microphone or line inputs by enabling

or disabling the microphone gain boost. A differential input, either LINPUT1-RINPUT1 or LINPUT2-

RINPUT may also be selected using L/RINSEL and DS (refer to Table 4).

The signal inputs are biased internally to the reference voltage VREF. Whenever the line inputs are

muted or the device placed into standby mode, the inputs are kept biased to VREF using special

anti-thump circuitry. This reduces any audible clicks that may otherwise be heard when changing

inputs.

WM8750LEFL/R 数据表(PDF) 16 Page - Wolfson Microelectronics plc

WM8750LEFL/R 数据表(HTML) 16 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载