WM8750LEFLSLASHR datasheet(19/56 Pages) WOLFSON

19 / 56 page

Product Preview

WM8750L

PP Rev 1.77 May 2003

The PGA matches the input signal level to the ADC input range. The PGA gain is logarithmically

adjustable from +30dB to –17.25dB in 0.75dB steps. Each PGA can be controlled either by the user

or by the ALC function (see Automatic Level Control). When ALC is enabled for one or both

channels, then writing to the corresponding PGA control register has no effect.

The gain is independently adjustable on both Right and Left Line Inputs. Additionally, by controlling

the register bits LIVU and RIVU, the left and right gain settings can be simultaneously updated.

Setting the LZCEN and RZCEN bits enables a zero-cross detector which ensures that PGA gain

changes only occur when the signal is at zero, eliminating any zipper noise. If zero cross is enabled

a timeout is also available to update the gain if a zero cross does not occur. This function may be

enabled by setting TOEN in register R23 (17h).

The inputs can also be muted in the analogue domain under software control. The software control

registers are shown in Table 8

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

LIVU

Left Volume Update

0 = Store LINVOL in intermediate

latch (no gain change)

1 = Update left and right channel

gains (left = LINVOL, right =

intermediate latch)

LINMUTE

Left Channel Input Analogue Mute

1 = Enable Mute

0 = Disable Mute

Note: LIVU must be set to un-mute.

LZCEN

Left Channel Zero Cross Detector

1 = Change gain on zero cross only

0 = Change gain immediately

R0 (00h)

Left Channel

PGA

5:0

LINVOL

[5:0]

010111

( 0dB )

Left Channel Input Volume Control

111111 = +30dB

111110 = +29.25dB

. . 0.75dB steps down to

000000 = -17.25dB

RIVU

Right Volume Update

0 = Store RINVOL in intermediate

latch (no gain change)

1 = Update left and right channel

gains (right = RINVOL, left =

intermediate latch)

RINMUTE

Right Channel Input Analogue Mute

1 = Enable Mute

0 = Disable Mute

Note: RIVU must be set to un-mute.

RZCEN

Right Channel Zero Cross Detector

1 = Change gain on zero cross only

0 = Change gain immediately

R1 (01h)

Right Channel

PGA

5:0

RINVOL

[5:0]

010111

( 0dB )

Right Channel Input Volume Control

111111 = +30dB

111110 = +29.25dB

. . 0.75dB steps down to

000000 = -17.25dB

R23 (17h)

Additional

Control (1)

TOEN

Timeout Enable

0 : Timeout Disabled

1 : Timeout Enabled

Table 8 Input PGA Software Control

WM8750LEFL/R 数据表(PDF) 19 Page - Wolfson Microelectronics plc

WM8750LEFL/R 数据表(HTML) 19 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载