DA14581_16 datasheet(55/153 Pages) DIALOG

55 / 153 page

Datasheet

Revision 3.2

17-Jan-2017

CFR0011-120-01

55 of 153

DA14581

Bluetooth Low Energy 4.2 SoC with Optimized Boot Time

FINAL

7:0

r/w

SRBR_STHRX

Shadow Receive Buffer Register x: This is a shadow register

for the RBR and has been allocated sixteen 32-bit locations

so as to accommodate burst accesses from the master. This

port (sin) in UART mode or the serial infrared input (sir_in) in

infrared mode. The data in this register is valid only if the

Data Ready (DR) bit in the Line status Register (LSR) is set.

If FIFOs are disabled (FCR[0] set to zero), the data in the

RBR must be read before the next data arrives, otherwise it

will be overwritten, resulting in an overrun error. If FIFOs are

enabled (FCR[0] set to one), this register accesses the head

of the receive FIFO. If the receive FIFO is full and this regis-

ter is not read before the next data character arrives, then

the data already in the FIFO will be preserved but any

incoming data will be lost. An overrun error will also occur.

Shadow Transmit Holding Register 0: This is a shadow reg-

ister for the THR and has been allocated sixteen 32-bit loca-

tions so as to accommodate burst accesses from the master.

This register contains data to be transmitted on the serial

output port (sout) in UART mode or the serial infrared output

(sir_out_n) in infrared mode. Data should only be written to

the THR when the THR Empty (THRE) bit (LSR[5]) is set. If

FIFO's are disabled (FCR[0] set to zero) and THRE is set,

writing a single character to the THR clears the THRE. Any

additional writes to the THR before the THRE is set again

causes the THR data to be overwritten. If FIFO's are enabled

(FCR[0] set to one) and THRE is set, x number of characters

of data may be written to the THR before the FIFO is full.

The number x (default=16) is determined by the value of

FIFO Depth that you set during configuration. Any attempt to

write data when the FIFO is full results in the write data being

lost.

0x0

Table 66: UART_SRBR_STHR10_REG (0x50001058)

Bit

Mode

Symbol

Description

Reset

Table 67: UART_SRBR_STHR11_REG (0x5000105C)

Bit

Mode

Symbol

Description

Reset

15:8

Reserved

0x0

DA14581 数据表(PDF) 55 Page - Dialog Semiconductor

DA14581 数据表(HTML) 55 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载