数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DA14581 数据表(PDF) 10 Page - Dialog Semiconductor

部件名 DA14581
功能描述  Bluetooth Low Energy 4.2 SoC with Optimized Boot Time
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DIALOG [Dialog Semiconductor]
网页  http://www.dialog-semiconductor.com/
标志 DIALOG - Dialog Semiconductor

DA14581 数据表(HTML) 10 Page - Dialog Semiconductor

Back Button DA14581_16 Datasheet HTML 6Page - Dialog Semiconductor DA14581_16 Datasheet HTML 7Page - Dialog Semiconductor DA14581_16 Datasheet HTML 8Page - Dialog Semiconductor DA14581_16 Datasheet HTML 9Page - Dialog Semiconductor DA14581_16 Datasheet HTML 10Page - Dialog Semiconductor DA14581_16 Datasheet HTML 11Page - Dialog Semiconductor DA14581_16 Datasheet HTML 12Page - Dialog Semiconductor DA14581_16 Datasheet HTML 13Page - Dialog Semiconductor DA14581_16 Datasheet HTML 14Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 153 page
background image
Datasheet
Revision 3.2
17-Jan-2017
CFR0011-120-01
10 of 153
© 2014 Dialog Semiconductor
DA14581
Bluetooth Low Energy 4.2 SoC with Optimized Boot Time
FINAL
Core drivers are provided for each interface of the
DA14580 enabling optimized usage of the hardware’s
capabilities. These drivers provide an easy-to-use
interface towards the hardware engines without having
to interfere with the register programming directly.
On top of the core drivers, a number of sample drivers
is also provided enabling communication with basic
Bluetooth Smart application components: accelerome-
ters, FLASH/EEPROM non-volatile memories, etc.
4.3 MEMORIES
The following memories are part of the DA14580’s
internal blocks:
ROM. This is a 84 kB ROM containing the Bluetooth
low energy protocol stack as well as the boot code
sequence.
OTP. This is a 32 kB One-Time Programmable memory
array, used to store the application code as well as
Bluetooth low energy profiles. It also contains the sys-
tem configuration and calibration data.
System SRAM. This is a 42 kB system SRAM (Sys-
RAM) which is primarily used for mirroring the program
code from the OTP when the system wakes/powers
up. It also serves as Data RAM for intermediate vari-
ables and various data that the protocol requires.
Optionally, it can be used as extra memory space for
the BLE TX and RX data structures.
Retention RAMs. These are 4 special low leakage
SRAM cells (2 kB + 2 kB + 3 kB + 1 kB) used to store
various data of the Bluetooth low energy protocol as
well as the system’s global variables and processor
stack when the system goes into Deep Sleep mode.
Storage of this data ensures secure and quick configu-
ration of the BLE Core after the system wakes up.
Every cell can be powered on or off according to the
application needs for retention area when in Deep
Sleep mode.
4.4 FUNCTIONAL MODES
The DA14581 is optimized for deeply embedded appli-
cations such as health monitoring, sports measuring,
human interaction devices etc. Customers are able to
develop and test their own applications. Upon comple-
tion of the development, the application code can be
programmed into the OTP. In general, the system has
three functional modes of operation:
A. Development Mode: During this phase application
code is developed using the ARM Cortex-M0 SW envi-
ronment. The compiled code is then downloaded into
the System RAM or any Retention RAMs by means of
SWD (JTAG) or any serial interface (e.g. UART).
Address 0x00 is remapped to the physical memory that
contains the code and the CPU is configured to reset
and execute code from the remapped device. This
mode is enabling application development, debugging
and on-the-fly testing.
B. Normal Mode: After the application is ready and
verified, the code can be burned into the OTP. When
the system boots/wakes up, the DMA of the OTP con-
troller will automatically copy the program code from
the OTP into the system RAM. Next, a SW reset or a
jump to the System RAM occurs and code execution is
started. Hence, in this mode, the system is autono-
mous, contains the required SW in OTP and is ready
for integration into the final product.
C. Calibration Mode: Between Development and Nor-
mal mode, there is an intermediate stage where the
chip needs to be calibrated with respect to two impor-
tant features:
• Programming of the Bluetooth device address
• Programming of the trimming value for the external
16 MHz crystal.
Figure 5: Hardware Abstraction Layer
GPIO 
Driver
Application
Accelerometer 
Driver
SPI
Driver
UART
Driver
SPI FLASH 
Driver
ADC
Driver
Battery
Driver
Quadrature 
EEPROM
I2C
Driver
Sample 
Drivers
CORE
Drivers
Timers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com