数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8240 数据表(PDF) 2 Page - Motorola, Inc

部件名 MPC8240
功能描述  Integrated Processor Hardware Specifications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MPC8240 数据表(HTML) 2 Page - Motorola, Inc

  MPC8240 Datasheet HTML 1Page - Motorola, Inc MPC8240 Datasheet HTML 2Page - Motorola, Inc MPC8240 Datasheet HTML 3Page - Motorola, Inc MPC8240 Datasheet HTML 4Page - Motorola, Inc MPC8240 Datasheet HTML 5Page - Motorola, Inc MPC8240 Datasheet HTML 6Page - Motorola, Inc MPC8240 Datasheet HTML 7Page - Motorola, Inc MPC8240 Datasheet HTML 8Page - Motorola, Inc MPC8240 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 52 page
background image
2
MPC8240 Integrated Processor Hardware Specifications
MOTOROLA
Overview
Overview
Figure 1. MPC8240 Block Diagram
The peripheral logic integrates a PCI bridge, memory controller, DMA controller, PIC interrupt controller,
I2O controller, and an I
2C controller. The MPC603e core is a full-featured, high-performance processor with
floating-point support, memory management, a 16-Kbyte instruction cache, a 16-Kbyte data cache, and
Peripheral Logic Bus
Instruction Unit
System
Integer
Load/Store
Floating-
Address
Translator
DLL
Fanout
Buffers
PCI
Arbiter
Data
Instruction
16-Kbyte
16-Kbyte
Message
Unit
(with I2O)
I2C
Controller
DMA
Controller
Interrupt
Controller/
PIC
Timers
PCI Bus
Interface Unit
Memory
Controller
Data Path
ECC Controller
Central
Control
Unit
32-Bit
OSC In
Five
Request/Grant
Pairs
I2C
5 IRQs/
Processor Core Block
Peripheral Logic Block
Processor
PLL
(64-Bit) Two-Instruction Fetch
(64-Bit) Two-Instruction Dispatch
Peripheral Logic
PLL
SDRAM Clocks
PCI Clock In
PCI Bus Clocks
Data (64-Bit)
Address
Data Bus
DRAM/SDRAM/
Address/Control
64-Bit
PCI Interface
16 Serial
Interrupts
Branch
Processing
Unit
(BPU)
MPC8240
Configuration
Registers
Register
Unit
(SRU)
Unit
(IU)
Unit
(LSU)
Point
Unit
(FPU)
(32-Bit)
Data
Cache
Instruction
Cache
MMU
MMU
Additional Features:
• Prog I/O with Watchpoint
• JTAG/COP Interface
• Power Management
with 8-Bit Parity
or ECC
SDRAM Sync Out
SDRAM Sync In
ROM/Flash/Port X
(32- or 64-Bit)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com