数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8240 数据表(PDF) 21 Page - Motorola, Inc

部件名 MPC8240
功能描述  Integrated Processor Hardware Specifications
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MPC8240 数据表(HTML) 21 Page - Motorola, Inc

Back Button MPC8240 Datasheet HTML 17Page - Motorola, Inc MPC8240 Datasheet HTML 18Page - Motorola, Inc MPC8240 Datasheet HTML 19Page - Motorola, Inc MPC8240 Datasheet HTML 20Page - Motorola, Inc MPC8240 Datasheet HTML 21Page - Motorola, Inc MPC8240 Datasheet HTML 22Page - Motorola, Inc MPC8240 Datasheet HTML 23Page - Motorola, Inc MPC8240 Datasheet HTML 24Page - Motorola, Inc MPC8240 Datasheet HTML 25Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 52 page
background image
MOTOROLA
MPC8240 Integrated Processor Hardware Specifications
21
Electrical and Thermal Characteristics
Table 13 provides the I2C output AC timing specifications for the MPC8240.
14, 15
9216, 10240
21
32
64
16, 17, 3A, 3B, 3C, 3D 12288, 14336, 15360, 16384, 20480, 24576
16
24
48
18, 19
18432, 20480
10
16
32
1A, 1B, 3E, 3F
24576, 28672, 30720, 32768
8
12
24
1C, 1D
36864, 40960
5
8
16
1E, 1F
49152, 61440
4
6
12
Notes:
1. Values are in KHz, unless otherwise specified.
2. FDR Hex and Divider (Dec) values are listed in corresponding order.
3. Multiple Divider (Dec) values will generate the same input frequency, but each Divider (Dec) value will generate a
unique output frequency as shown in Table 13.
Table 13. I2C Output AC Timing Specifications
At recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V
Num
Characteristic
Min
Max
Unit
Notes
1
Start condition hold time
(FDR[5] == 0)
× (DFDR/16)/2N + (FDR[5]
== 1)
× (DFDR/16)/2M
CLKs
1, 2, 5
2
Clock low period
DFDR/2
CLKs
1, 2, 5
3
SCL/SDA rise time (from 0.5 to 2.4 V)
ms
3
4
Data hold time
8.0 + (16
× 2FDR[4:2]) × (5 –
4({FDR[5],FDR[1]} == b'10) –
3({FDR[5],FDR[1]} == b'11) –
2({FDR[5],FDR[1]} == b'00) –
1({FDR[5],FDR[1]} == b'01))
CLKs
1, 2, 5
5
SCL/SDA fall time (from 2.4 to 0.5 V)
< 5
ns
4
6
Clock high time
DFDR/2
CLKs
1, 2, 5
7
Data setup time (MPC8240 as a
master only)
(DFDR/2) – (Output data hold time)
CLKs
1, 5
8
Start condition setup time (for repeated
start condition only)
DFDR + (Output start condition hold time)
CLKs
1, 2, 5
Table 12. MPC8240 Maximum I2C Input Frequency (continued)
FDR Hex 2
Divider 3 (Dec)
Maximum I2C Input Frequency 1
SDRAM_CLK
@ 33 MHz
SDRAM_CLK
@ 50 MHz
SDRAM_CLK
@ 100 MHz
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com