数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2 数据表(PDF) 168 Page - STMicroelectronics

部件名 ST7MC1K2
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2 数据表(HTML) 168 Page - STMicroelectronics

Back Button ST7MC1K2 Datasheet HTML 164Page - STMicroelectronics ST7MC1K2 Datasheet HTML 165Page - STMicroelectronics ST7MC1K2 Datasheet HTML 166Page - STMicroelectronics ST7MC1K2 Datasheet HTML 167Page - STMicroelectronics ST7MC1K2 Datasheet HTML 168Page - STMicroelectronics ST7MC1K2 Datasheet HTML 169Page - STMicroelectronics ST7MC1K2 Datasheet HTML 170Page - STMicroelectronics ST7MC1K2 Datasheet HTML 171Page - STMicroelectronics ST7MC1K2 Datasheet HTML 172Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
168/371
Clock deviation causes
The causes which contribute to the total deviation are:
DTRA: deviation due to transmitter error.
Note:
The transmitter can be either a master or a slave (in case of a slave listening to the
response of another slave).
DMEAS: error due to the LIN synch measurement performed by the receiver.
DQUANT: error due to the baud rate quantization of the receiver.
DREC: deviation of the local oscillator of the receiver: This deviation can occur during
the reception of one complete LIN message assuming that the deviation has been
compensated at the beginning of the message.
DTCL: deviation due to the transmission line (generally due to the transceivers)
All the deviations of the system should be added and compared to the LINSCI clock
tolerance:
DTRA + DMEAS +DQUANT + DREC + DTCL < 3.75%
Figure 72.
Bit sampling in reception mode
Error due to LIN synch measurement
The LIN synch field is measured over eight bit times.
This measurement is performed using a counter clocked by the CPU clock. The edge
detections are performed using the CPU clock cycle.
This leads to a precision of 2 CPU clock cycles for the measurement which lasts 16*8*LDIV
clock cycles.
Consequently, this error (DMEAS) is:
2/(128*LDIVMIN).
LDIVMIN corresponds to the minimum LIN prescaler content, leading to the maximum baud
rate, taking into account the maximum deviation of
±15%.
RDI line
Sample
12
34
56
7
8
9
10
11
12
13
14
15
16
Sampled values
One bit time
6/16
7/16
7/16
clock
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com