| 数据搜索系统,热门电子元器件搜索 |
|
ST7MC1K2 数据表(PDF) 176 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7MC1K2 数据表(HTML) 176 Page - STMicroelectronics |
|
176 / 371 page ![]() Obsolete Product(s) - Obsolete Product(s) On-chip peripherals ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto 176/371 10.5.11 LIN divider (LDIV) registers LDIV is coded using the two registers LPR and LPFR. In LIN slave mode, the LPR register is accessible at the address of the SCIBRR register and the LPFR register is accessible at the address of the SCIETPR register. LIN prescaler register (LPR) Caution: LPR and LPFR registers have different meanings when reading or writing to them. Consequently bit manipulation instructions (BRES or BSET) should never be used to modify the LPR[7:0] bits, or the LPFR[3:0] bits. LIN prescaler fraction register (LPFR) LPR Reset value: 0000 0000 (00h) 7 654 32 10 LPR[7:0] R/W Table 72. LPR register description Bit Name Function 7:0 LPR[7:0] LIN prescaler (mantissa of LDIV) These 8 bits define the value of the mantissa of the LDIV (see Table 73). Table 73. LIN mantissa rounded values LPR[7:0] Rounded mantissa (LDIV) 00h SCI clock disabled 01h 1 -- FEh 254 FFh 255 LPFR Reset value: 0000 0000 (00h) 7 654 32 10 Reserved LPFR[3:0] -R/W Table 74. LPFR register description Bit Name Function 7:4 - Reserved 3:0 LPFR[3:0] Fraction of LDIV These 4 bits define the fraction of the LDIV (see Table 75). Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |