数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72321R9-Auto 数据表(PDF) 80 Page - STMicroelectronics

部件名 ST72321R9-Auto
功能描述  PLL for 2x frequency multiplication
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72321R9-Auto 数据表(HTML) 80 Page - STMicroelectronics

Back Button ST72321R9-Auto Datasheet HTML 76Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 77Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 78Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 79Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 80Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 81Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 82Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 83Page - STMicroelectronics ST72321R9-Auto Datasheet HTML 84Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 243 page
background image
Watchdog timer (WDG)
ST72321xx-Auto
80/243
Doc ID 13829 Rev 1
10.5
Low power modes
10.6
Hardware watchdog option
If Hardware Watchdog is selected by option byte, the watchdog is always active and the
WDGA bit in the WDGCR is not used. Refer to the option byte description in Section 21.1.1:
Flash configuration on page 223.
10.7
Using Halt mode with the WDG (WDGHALT option)
The following recommendation applies if Halt mode is used when the watchdog is enabled:
Before executing the HALT instruction, refresh the WDG counter to avoid an unexpected
WDG reset immediately after waking up the microcontroller.
10.8
Interrupts
None.
Table 35.
Effect of low power modes on WDG
Mode
Effect
Slow
No effect on Watchdog
Wait
No effect on Watchdog
Halt
OIE bit in
MCCSR
register
WDGHALT
bit in
Option
Byte
00
No Watchdog reset is generated. The MCU enters Halt mode.
The Watchdog counter is decremented once and then stops
counting and is no longer able to generate a watchdog reset
until the MCU receives an external interrupt or a reset.
If an external interrupt is received, the Watchdog restarts
counting after 256 or 4096 CPU clocks. If a reset is generated,
the Watchdog is disabled (reset state) unless Hardware
Watchdog is selected by option byte. For application
recommendations see Section 10.7 below.
0
1
A reset is generated.
1x
No reset is generated. The MCU enters Active Halt mode. The
Watchdog counter is not decremented. It stop counting. When
the MCU receives an oscillator interrupt or external interrupt,
the Watchdog restarts counting immediately. When the MCU
receives a reset the Watchdog restarts counting after 256 or
4096 CPU clocks.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com