数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5532-AS 数据表(PDF) 19 Page - Cirrus Logic

部件名 CS5532-AS
功能描述  16 BIT AND 24 BIT ADCS WITH ULTRA LOW NOISE PGIA
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5532-AS 数据表(HTML) 19 Page - Cirrus Logic

Back Button CS5532-AS Datasheet HTML 15Page - Cirrus Logic CS5532-AS Datasheet HTML 16Page - Cirrus Logic CS5532-AS Datasheet HTML 17Page - Cirrus Logic CS5532-AS Datasheet HTML 18Page - Cirrus Logic CS5532-AS Datasheet HTML 19Page - Cirrus Logic CS5532-AS Datasheet HTML 20Page - Cirrus Logic CS5532-AS Datasheet HTML 21Page - Cirrus Logic CS5532-AS Datasheet HTML 22Page - Cirrus Logic CS5532-AS Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 52 page
background image
CS5531/32/33/34
DS289PP5
19
2.2.2. Command Register Quick Reference
D7(MSB)
D6D5D4
D3D2
D1D0
0
ARA
CS1
CS0
R/W
RSB2
RSB1
RSB0
BIT
NAME
VALUE FUNCTION
D7
Command Bit, C
0
1
Must be logic 0 for these commands.
These commands are invalid if this bit is logic 1.
D6
Access Registers as
Arrays, ARA
0
1
Ignore this function.
Access the respective registers, offset, gain, or channel-setup, as an array of regis-
ters. The particular registers accessed are determined by the RS bits. The registers
are accessed MSB first with physical channel 0 accessed first followed by physical
channel 1 next and so forth.
D5-D4
Channel Select Bits,
CS1-CS0
00
01
10
11
CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input
channels. These bits are also used to access the calibration registers associated
with the respective physical input channel. Note that these bits are ignored when
reading data register.
D3
Read/Write,R/W
0
1
Write to selected register.
Read from selected register.
D2-D0
Register Select Bit,
RSB3-RSB0
000
001
010
011
101
110
111
Reserved
Offset Register
Gain Register
Configuration Register
Channel-Setup Registers
Reserved
Reserved
D7(MSB)
D6
D5D4
D3D2D1
D0
1
MC
CSRP2
CSRP1
CSRP0
CC2
CC1
CC0
BIT
NAME
VALUE FUNCTION
D7
Command Bit, C
0
1
These commands are invalid if this bit is logic 0.
Must be logic 1 for these commands.
D6
Multiple Conver-
sions, MC
0
1
Perform fully settled single conversions.
Perform conversions continuously.
D5-D3
Channel-Setup Reg-
ister Pointer Bits,
CSRP
000
...
111
These bits are used as pointers to the Channel-Setup registers. Either a single con-
version or continuous conversions are performed on the channel setup register
pointedto bythesebits.
D2-D0
Conversion/Calibra-
tion Bits, CC2-CC0
000
001
010
011
100
101
110
111
Normal Conversion
Self-Offset Calibration
Self-Gain Calibration
Reserved
Reserved
System-Offset Calibration
System-Gain Calibration
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com