| 数据搜索系统,热门电子元器件搜索 |
|
R5F100GC 数据表(PDF) 86 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F100GC 数据表(HTML) 86 Page - Renesas Technology Corp |
|
86 / 202 page ![]() RL78/G13 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85 C) Page 86 of 196 R01DS0131EJ0330 Rev.3.30 Mar 31, 2016 (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (2/2) (TA = 40 to +85C, 1.6 V EVDD0 = EVDD1 VDD 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) HS (high-speed main) Mode LS (low-speed main) Mode LV (low-voltage main) Mode Parameter Symbo l Conditions MIN. MAX. MIN. MAX. MIN. MAX. Unit 2.7 V EVDD0 5.5 V 1/fMCK+2 0 1/fMCK+30 1/fMCK+30 ns 1.8 V EVDD0 5.5 V 1/fMCK+3 0 1/fMCK+30 1/fMCK+30 ns 1.7 V EVDD0 5.5 V 1/fMCK+4 0 1/fMCK+40 1/fMCK+40 ns SIp setup time (to SCKp ) Note 1 tSIK2 1.6 V EVDD0 5.5 V 1/fMCK+40 1/fMCK+40 ns 1.8 V EVDD0 5.5 V 1/fMCK+3 1 1/fMCK+31 1/fMCK+31 ns 1.7 V EVDD0 5.5 V 1/fMCK+ 250 1/fMCK+ 250 1/fMCK+ 250 ns SIp hold time (from SCKp ) Note 2 tKSI2 1.6 V EVDD0 5.5 V 1/fMCK+ 250 1/fMCK+ 250 ns 2.7 V EVDD0 5.5 V 2/fMCK+ 44 2/fMCK+ 110 2/fMCK+ 110 ns 2.4 V EVDD0 5.5 V 2/fMCK+ 75 2/fMCK+ 110 2/fMCK+ 110 ns 1.8 V EVDD0 5.5 V 2/fMCK+ 110 2/fMCK+ 110 2/fMCK+ 110 ns 1.7 V EVDD0 5.5 V 2/fMCK+ 220 2/fMCK+ 220 2/fMCK+ 220 ns Delay time from SCKp to SOp output Note 3 tKSO2 C = 30 pF Note 4 1.6 V EVDD0 5.5 V 2/fMCK+ 220 2/fMCK+ 220 ns Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes “to SCKp ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes “from SCKp ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0. 4. C is the load capacitance of the SOp output lines. 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 4, 5, 8, 14) 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |