TNETX3150A datasheet(8/78 Pages) TI

8 / 78 page

TNETX15AE

ADDRESS-LOOKUP DEVICE

SPWS041A – AUGUST 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Terminal Functions (Continued)

external SRAM interface

TERMINAL

I/O

DESCRIPTION

NAME

NO.

I/O

DESCRIPTION

EA20†

EA19

EA18

EA17

EA16

EA15

EA14

EA13

EA12

EA11

EA10

EA9

EA8

EA7

EA6

EA5

EA4

EA3

EA2

EA1

EA0‡

External address bus. EA20–EA0 is the external SRAM address bus.

ED15†

ED14

ED13

ED12

ED11

ED10

ED9

ED8

ED7

ED6

ED5

ED4

ED3

ED2

ED1

ED0‡

134

133

132

313

130

128

127

126

125

124

123

121

120

119

118

117

I/O

External data bus. ED15–ED0 is the external SRAM data bus.

EOE

136

External output enable. EOE is the active-low external SRAM output-enable signal.

EWE

137

External write enable. EWE is the active-low external SRAM write-enable signal.

† Most-significant bit

‡ Least-significant bit

TNETX3150A 数据表(PDF) 8 Page - Texas Instruments

TNETX3150A 数据表(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载