数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9953ASV 数据表(PDF) 9 Page - Analog Devices

部件名 AD9953ASV
功能描述  400 MSPS 14-Bit, 1.8V CMOS Direct Digital Synthesizer
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9953ASV 数据表(HTML) 9 Page - Analog Devices

Back Button AD9953ASV Datasheet HTML 5Page - Analog Devices AD9953ASV Datasheet HTML 6Page - Analog Devices AD9953ASV Datasheet HTML 7Page - Analog Devices AD9953ASV Datasheet HTML 8Page - Analog Devices AD9953ASV Datasheet HTML 9Page - Analog Devices AD9953ASV Datasheet HTML 10Page - Analog Devices AD9953ASV Datasheet HTML 11Page - Analog Devices AD9953ASV Datasheet HTML 12Page - Analog Devices AD9953ASV Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
PRELIMINARY TECHNICAL DATA
AD9953
36
RESET
I
Active high hardware reset pin. Assertion of the RESET
pin forces the AD9953 to the initial state, as described in
the IO Port Register map.
37
IOSYNC
I
Asynchronous active high reset of the serial port
controller. When high, the current IO operation is
immediately terminated enabling a new IO operation
to commence once IOSYNC is returned low
38
SDO
O
When operating the I/O port as a 3-wire serial port
this pin serves as the serial data output. When
operated as a 2-wire serial port this pin is the unused
and can be left unconnected.
39
CS-BAR
I
This pin functions as an active low chip select that
allows multiple devices to share the IO bus.
40
SCLK
I
This pin functions as the serial data clock for IO
operations
41
SDIO
I/O When operating the I/O port as a 3-wire serial port
this pin serves as the serial data input, only. When
operated as a 2-wire serial port this pin is the bi-
directional serial data pin.
43
DVDD_I/O
I
Digital power supply (for IO cells only, 3.3v optional)
44
SYNC_IN
I
Input signal used to synchronize multiple AD9953s.
This input is connected to the SYNC_CLK output of
a different AD9953.
45
SYNC_CLK
O
Clock output pin, which serves as a synchronizer for
external hardware.
46
OSK
I
Input pin used to control the direction of the Shaped
On-Off Keying function when programmed for
operation. OSK is synchronous to the SYNC_CLK
pin. When OSK is not programmed, this pin should
be tied to DGND.
47,48
PS0, PS1
I
Input pins used to select one of the four internal
profiles. Profile<1:0>are synchronous to the
SYNC_CLK pin. Any change in these inputs
transfers the contents of the internal buffer memory
to the IO Registers (sends an internal I/O
UPDATE).
Table 1 Hardware Pin Descriptions
REV. PrB 1/30/03
Page 9
Analog Devices, Inc.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com