ST92F120 datasheet(13/324 Pages) STMICROELECTRONICS

13 / 324 page

13/324

ST92F120 - GENERAL DESCRIPTION

Table 1. ST92F120 Power Supply Pins

Table 2. ST92F120 Primary Function Pins

Figure 8. Recommended Connections for VREG

Note : For future compatibility with shrinked versions, the VREG pins should be connected to a minimum

of 600 nF (total). Special care should be taken to minimize the distance between the ST9 microcontroller

and the capacitors.

Name

Function

VDD

Main Power Supply Voltage

( pins internally connected)

VSS

Digital Circuit Ground

(pins internally connected)

AVDD

Analog Circuit Supply Voltage

AVSS

Analog Circuit Ground

VTEST

Must be kept low in standard operating

mode

VREG

3V Regulator output

(on future versions,

i.e. ST92F124 and ST92F150)

Name

Function

Address Strobe

Data Strobe

Read/Write

OSCIN

Oscillator Input

OSCOUT

Oscillator Output

RESET

Reset to initialize the Microcontroller

HW0SW1

Watchdog HW/SW enabling selec-

tion

VPWO

J1850 JBLPD Output. On devices

without JBPLD peripheral, this pin

must not be connected.

300 nF

PQFP100

ST92F120 数据表(PDF) 13 Page - STMicroelectronics

ST92F120 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载