AD6657ABBCZ datasheet(22/37 Pages) AD

22 / 37 page

Data Sheet

AD6657A

Figure 40. 1:4 Transformer Passive Configuration

Figure 41. Active Front-End Configuration Using the AD8376

For the popular IF band of 140 MHz, Figure 40 shows an

example of a 1:4 transformer passive configuration where a

differential inductor is used to resonate with the internal input

capacitance of the AD6657A. This configuration realizes excellent

noise and distortion performance. Figure 41 shows an example

of an active front-end configuration using the AD8376 dual vari-

able gain amplifier (VGA). This configuration is recommended

when signal gain is required.

CLOCK INPUT CONSIDERATIONS

For optimum performance, clock the AD6657A sample clock

inputs, CLK+ and CLK−, with a differential signal. The signal is

typically ac-coupled into the CLK+ and CLK− pins via a trans-

former or capacitors. These pins are biased internally and require

no external bias (see Figure 42).

Figure 42. Equivalent Clock Input Circuit

Clock Input Options

The AD6657A has a very flexible clock input structure. The

clock input can be a CMOS, LVDS, LVPECL, or sine wave signal.

Regardless of the type of signal being used, clock source jitter is

of the most concern (see the Jitter Considerations section).

Figure 43 and Figure 44 show two preferred methods for clocking

the AD6657A (at clock rates of up to 625 MHz). A low jitter clock

source is converted from a single-ended signal to a differential

signal using either an RF balun or an RF transformer.

The RF balun configuration is recommended for clock frequencies

between 125 MHz and 625 MHz, and the RF transformer config-

uration is recommended for clock frequencies from 10 MHz to

200 MHz. The back-to-back Schottky diodes across the trans-

former/balun secondary limit clock excursions into the AD6657A

to approximately 0.8 V p-p differential. This limit helps to prevent

the large voltage swings of the clock from feeding through to

other portions of the AD6657A, yet preserves the fast rise and

fall times of the signal that are critical to a low jitter performance.

Figure 43. Transformer-Coupled Differential Clock (Up to 200 MHz)

Figure 44. Balun-Coupled Differential Clock (Up to 625 MHz)

431nH

VCM

ADC

INTERNAL

INPUT Z

ANALOG

INPUT

XFMR 1:4 Z

ETC4-1T-7

INPUT

Z = 50Ω

3.0pF

3.0kΩ

33Ω

121Ω

33Ω

0.1µF

AD8376

AD6657A

1µH

1nF

VPOS

VCM

15pF

68nH

3.0kΩ║3.0pF

301Ω

165Ω

5.1pF

3.9pF

180nH

1000pF

NOTES

1. ALL INDUCTORS ARE COILCRAFT 0603CS COMPONENTS

WITH THE EXCEPTION OF THE 1µH CHOKE INDUCTORS (0603LS).

180nH

220nH

1.2V

AVDD

2pF

CLK–

CLK+

0.1µF

SCHOTTKY

DIODES:

HSMS2822

CLOCK

INPUT

50Ω

100Ω

CLK–

CLK+

ADC

ADT1-1WT, 1:1Z

XFMR

0.1µF

1nF

CLOCK

INPUT

1nF

50Ω

CLK–

CLK+

SCHOTTKY

DIODES:

HSMS2822

ADC

Rev. A | Page 21 of 36

AD6657ABBCZ 数据表(PDF) 22 Page - Analog Devices

AD6657ABBCZ 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载

链接网址

AD6657ABBCZ 数据表(PDF) 22 Page - Analog Devices

AD6657ABBCZ 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表 下载

链接网址

数据表下载