数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6657ABBCZ 数据表(PDF) 25 Page - Analog Devices

部件名 AD6657ABBCZ
功能描述  Quad IF Receiver
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6657ABBCZ 数据表(HTML) 25 Page - Analog Devices

Back Button AD6657ABBCZ Datasheet HTML 21Page - Analog Devices AD6657ABBCZ Datasheet HTML 22Page - Analog Devices AD6657ABBCZ Datasheet HTML 23Page - Analog Devices AD6657ABBCZ Datasheet HTML 24Page - Analog Devices AD6657ABBCZ Datasheet HTML 25Page - Analog Devices AD6657ABBCZ Datasheet HTML 26Page - Analog Devices AD6657ABBCZ Datasheet HTML 27Page - Analog Devices AD6657ABBCZ Datasheet HTML 28Page - Analog Devices AD6657ABBCZ Datasheet HTML 29Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 37 page
background image
AD6657A
Data Sheet
DIGITAL OUTPUTS
The AD6657A output drivers are configured to interface with
LVDS outputs using a DRVDD supply voltage of 1.8 V. The
output bits are DDR LVDS as shown in Figure 2. Applications
that require the ADC to drive large capacitive loads or large
fanouts may require external buffers or latches.
As described in the AN-877 Application Note , Interfacing to
High Speed ADCs via SPI, the data format can be selected for
offset binary or twos complement when using the SPI control.
TIMING
The AD6657A provides latched data with a latency of
nine clock cycles. Data outputs are available one propagation
delay (tPD) after the rising edge of the clock signal.
Minimize the length of the output data lines and minimize the
loads placed on them to reduce transients within the AD6657A
because these transients can degrade converter dynamic per-
formance.
The lowest typical conversion rate of the AD6657A is 40 MSPS.
At clock rates below 40 MSPS, dynamic performance can degrade.
Data Clock Output (DCO)
The AD6657A provides a data clock output (DCO) signal
intended for capturing the data in an external register. The
output data for Channel A and Channel C is valid when DCO
is high; the output data for Channel B and Channel D is valid
when DCO is low (see Figure 2).
Table 11. Output Data Format
Input (V)
Condition (V)
Offset Binary Output Mode
Twos Complement Mode
VIN+ − VIN−
< −VREF − 0.5 LSB
000 0000 0000
100 0000 0000
VIN+ − VIN−
= −VREF
000 0000 0000
100 0000 0000
VIN+ − VIN−
= 0
100 0000 0000
000 0000 0000
VIN+ − VIN−
= +VREF − 1.0 LSB
111 1111 1111
011 1111 1111
VIN+ − VIN−
> +VREF − 0.5 LSB
111 1111 1111
011 1111 1111
Rev. A | Page 24 of 36



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com