| 数据搜索系统,热门电子元器件搜索 |
|
WM8768EDS/R 数据表(PDF) 16 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8768EDS/R 数据表(HTML) 16 Page - Wolfson Microelectronics plc |
|
16 / 38 page ![]() WM8768 Production Data w PD Rev 4.1 March 2005 16 DIGITAL AUDIO INTERFACE MASTER AND SLAVE MODES The audio interface operates in either Slave or Master mode, selectable using the MS control bit. In both Master and Slave modes DIN1/2/3/4 are always inputs to the WM8768. The default is Slave mode. In Slave mode, LRCLK and BCLK are inputs to the WM8768 (Figure 11). DIN1/2/3/4 and LRCLK are sampled by the WM8768 on the rising edge of BCLK. By setting the control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3/4 and LRCLK are sampled on the falling edge of BCLK . BCLK DIN1/2/3/4 LRCLK WM8768 DAC DSP/ DECODER 4 Figure 11 Slave Mode In Master mode, LRCLK and BCLK are outputs from the WM8768 (Figure 12). LRCLK and BCLK are generated by the WM8768. DIN1/2/3/4 are sampled by the WM8768 on the rising edge of BCLK so the controller must output DAC data that changes on the falling edge of BCLK. By setting control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3/4 are sampled on the falling edge of BCLK.. BCLK DIN1/2/3/4 LRCLK WM8768 DAC DSP/ DECODER 4 Figure 12 Master Mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |