数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8768EDS/R 数据表(PDF) 17 Page - Wolfson Microelectronics plc

部件名 WM8768EDS/R
功能描述  24-bit, 192kHz 8-Channel DAC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8768EDS/R 数据表(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8768EDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 19Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 20Page - Wolfson Microelectronics plc WM8768EDS/R Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 38 page
background image
Production Data
WM8768
w
PD Rev 4.1 March 2005
17
AUDIO INTERFACE FORMATS
Audio data is applied to the internal DAC filters via the Digital Audio Interface. 5 popular interface
formats are supported:
Left Justified mode
Right Justified mode
I
2S mode
DSP mode A
DSP mode B
All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the
exception of 32 bit right justified mode, which is not supported.
In left justified, right justified and I
2S modes, the digital audio interface receives DAC data on the
DIN1/2/3/4 inputs. Audio data for each stereo channel is time multiplexed with LRCLK indicating
whether the left or right channel is present. LRCLK is also used as a timing reference to indicate the
beginning or end of the data words.
In left justified, right justified and I
2S modes, the minimum number of BCLKs per LRCLK period is 2
times the selected word length. LRCLK must be high for a minimum of word length BCLKs and low
for a minimum of word length BCLKs. Any mark to space ratio on LRCLK is acceptable provided the
above requirements are met.
In DSP modes A or B, all 8 DAC channels are time multiplexed onto DIN1. LRCLK is used as a
frame sync signal to identify the MSB of the first word. The minimum number of BCLKs per LRCLK
period is 8 times the selected word length. Any mark to space ratio is acceptable on LRCLK provided
the rising edge is correctly positioned.
LEFT JUSTIFIED MODE
In left justified mode, the MSB of DIN1/2/3/4 is sampled by the WM8768 on the first rising edge of
BCLK following a LRCLK transition. LRCLK is high during the left samples and low during the right
samples (Figure 13).
Figure 13 Left Justified Mode Timing Diagram
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN1/2/3/4
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com