SSM2518CPZ-R7 datasheet(29/48 Pages) AD

部件名	SSM2518CPZ-R7

功能描述	Digital Input Stereo, 2 W, Class-D Audio Power Amplifier

PDF	48 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

29 / 48 page

Datasheet

SSM2518

Rev. B | Page 29 of 48

SERIAL AUDIO INTERFACE CONTROL REGISTER

Address: 0x03, Reset: 0x00, Name: Serial_Interface_Control

Table 16. Bit Descriptions for Serial_Interface_Control

Bits

Bit Name

Settings

Description

Reset

Access

BCLK_GEN

Internal BCLK Generator Enable.

0x0

Bit clock from BCLK pin is used

Internally generated bit clock is used

LRCLK_MODE

LRCLK Shape Selection. Required only for TDM modes.

0x0

50% duty cycle

1-bit pulse

LRCLK_POL

LRCLK Polarity.

0x0

Rising edge (normal)

Falling edge (inverted)

SAI_MSB

Serial Data Bit Order.

0x0

MSB first

LSB first

[3:2]

SLOT_WIDTH

TDM Slot Width. Required only for TDM modes.

0x0

32 BCLK cycles per slot

24 BCLK cycles per slot

16 BCLK cycles per slot

Reserved

BCLK_EDGE

BCLK Active Edge.

0x0

Rising BCLK edge used

Falling BCLK edge used

RESERVED

Reserved.

0x0

SSM2518CPZ-R7 数据表(PDF) 29 Page - Analog Devices

SSM2518CPZ-R7 数据表(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载