| 数据搜索系统,热门电子元器件搜索 |
|
TUSB5052 数据表(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB5052 数据表(HTML) 39 Page - Texas Instruments |
|
39 / 84 page ![]() 5–7 5.12 HUBVIDL: HUB-VID Register (Low-Byte) D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/W R/W R/W BIT NAME RESET FUNCTION 7 D[7:0] 0 Hub VID low-byte value 5.13 HUBVIDH: HUB-VID Register (High-Byte) D7 D6 D5 D4 D3 D2 D1 D0 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/W R/W R/W BIT NAME RESET FUNCTION 7 D[7:0] 0 Hub VID high-byte value 5.14 Function Reset and Power-Up Reset Interconnect Figure 5–3 represents the logical connection of the USB-function-reset (USBR) and power-up-reset (RSTI) pins. The internal RESET signal is generated from the RSTI pin (PURS signal) or from the USB-reset (USBR signal). The USBR can be enabled or disabled by the FRSTE bit in the USBCTL register (on power-up, FRSTE = 0). The internal RESET is used to reset all registers and logic, with the exception of the USBCTL and GLOBCTL registers which are cleared by the PURS signal, only. As shown, the RESET/RESET is connected to the MUX, which controls the RSTO output polarity (the MUX is controlled by the GLOBCTL register). In the development mode, the RSTO signal is used to reset the external microcontroller or other devices. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |