数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB5052 数据表(PDF) 49 Page - Texas Instruments

部件名 TUSB5052
功能描述  USB to 2-Serial 1-Parallel Controller With Configurable Optional Hub
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TUSB5052 数据表(HTML) 49 Page - Texas Instruments

Back Button TUSB5052 Datasheet HTML 45Page - Texas Instruments TUSB5052 Datasheet HTML 46Page - Texas Instruments TUSB5052 Datasheet HTML 47Page - Texas Instruments TUSB5052 Datasheet HTML 48Page - Texas Instruments TUSB5052 Datasheet HTML 49Page - Texas Instruments TUSB5052 Datasheet HTML 50Page - Texas Instruments TUSB5052 Datasheet HTML 51Page - Texas Instruments TUSB5052 Datasheet HTML 52Page - Texas Instruments TUSB5052 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 84 page
background image
7–1
7 UARTs
7.1
UART Registers
Table 7–1 summarizes the UART registers. These registers are used for data I/O, control, and status information.
UART setup is done by the MCU. Data transfer is typically performed by the DMAC. However, the MCU can perform
data transfer without the DMA; this is useful when debugging the firmware.
Table 7–1. UART Registers Summary
REGISTER NAME
ACCESS
FUNCTION
COMMENTS
RDR
R/O
UART Receiver data register
Can be accessed by MCU or DMA
TDR
W/O
UART Transmitter data register
Can be accessed by MCU or DMA
LCR
R/W
UART Line control register
FCRL
R/W
UART Flow control register
MCR
R/W
UART Modem control register
LSR
R/O
UART Line status register
Can generate an interrupt
MSR
R/O
UART Modem status register
Can generate an interrupt
DLL
R/W
UART Divisor register (low-byte)
DLH
R/W
UART Divisor register (high-byte)
XON
R/W
UART Xon register
XOFF
R/W
UART Xoff register
MASK
R/W
UART Interrupt mask register
Can control three interrupt sources
7.1.1
RDR[2–1]: Receiver Data Registers (2 Registers)
Each of the two receiver data registers consists of a 32-byte FIFO. Data received from the SIN pin are converted from
serial to parallel format and stored in this FIFO. Data transfer from these resisters to the RAM buffer is the
responsibility of the DMA controller.
D7
D6
D5
D4
D3
D2
D1
D0
7
6
5
4
32
10
R/O
R/O
R/O
R/O
R/O
R/O
R/O
R/O
BIT
NAME
RESET
FUNCTION
7–0
D[7:0]
0
Receiver byte
7.1.2
TDR[2–1]: Transmitter Data Registers (2 Registers)
Each of the two transmitter data registers is double buffered. Data written to these registers are loaded into the
shift-register, and shifted out on SOUT. Data transfer from the RAM buffer to these registers is the responsibility of
the DMA controller.
D7
D6
D5
D4
D3
D2
D1
D0
7
6
5
4
32
10
W/O
W/O
W/O
W/O
W/O
W/O
W/O
W/O
BIT
NAME
RESET
FUNCTION
7–0
D[7:0]
0
Transmit byte



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com