| 数据搜索系统,热门电子元器件搜索 |
|
TUSB5052 数据表(PDF) 45 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB5052 数据表(HTML) 45 Page - Texas Instruments |
|
45 / 84 page ![]() 6–5 6.1.4 DMACSR[4–3]: DMA Control and Status Register (2 UART-Receive Channels) This register is used to define the transaction-timeout value. In addition, this register contains a completion code that reports any errors or a time-out condition. TEN C4 C3 C2 C1 C0 TXFT OVRUN 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/W R/C R/C BIT NAME RESET FUNCTION 0 OVRUN 0 Overrun condition bit. This bit is set by DMA and cleared by the MCU (see Table 6–3). OVRUN = 0 No overrun condition OVRUN = 1 Overrun condition detected. When IEN = 0, this bit does not clear the EN bit in DMACDR; therefore, the DMAC stays enabled, ready for the next transaction. Clears when the MCU writes a 1. Writing a 0 has no effect. 1 TXFT 0 Transfer timeout condition bit (see Table 6–3) TXFT = 0 DMA stopped transfer without time-out TXFT = 1 DMA stopped due to transaction time-out. When IEN = 0, this bit does not clear the EN bit in DMACDR; therefore, the DMAC stays enabled, ready for the next transaction. Clears when the MCU writes a 1. Writing a 0 has no effect. 6-2 C[4:0] 0 This field is used to define the transaction time-out value in 1 ms increments. This value is loaded to a down counter every time a byte transfer occurs. The down counter is decremented every SOF pulse (1 ms). If the counter decrements to zero, it sets TXFT =1 (in DMACSR register) and halts the DMA transfer. The counter starts counting only when TEN = 1 and EN = 1 (in DMACDR) and the first byte has been received. See Figure 6–1). 00000 = 0ms time-out : : 11111 = 31 ms time-out 7 TEN 0 Transaction timeout counter enable/disable bit TEN = 0 Counter is disabled (does not time out). TEN = 1 Counter is enabled. Table 6–3. DMA IN-Termination Condition IN-Termination TXFT OVRUN Comments UART error 0 0 UART eror condition detected UART partial-packet 0 1 This condition occurs when UART receiver has no more data for host (data starvation). UART time-out 1 0 This condition occurs when X and Y input-buffers are full and the UART FIFO is full (host is busy). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |