数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB5052 数据表(PDF) 45 Page - Texas Instruments

部件名 TUSB5052
功能描述  USB to 2-Serial 1-Parallel Controller With Configurable Optional Hub
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TUSB5052 数据表(HTML) 45 Page - Texas Instruments

Back Button TUSB5052 Datasheet HTML 41Page - Texas Instruments TUSB5052 Datasheet HTML 42Page - Texas Instruments TUSB5052 Datasheet HTML 43Page - Texas Instruments TUSB5052 Datasheet HTML 44Page - Texas Instruments TUSB5052 Datasheet HTML 45Page - Texas Instruments TUSB5052 Datasheet HTML 46Page - Texas Instruments TUSB5052 Datasheet HTML 47Page - Texas Instruments TUSB5052 Datasheet HTML 48Page - Texas Instruments TUSB5052 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 84 page
background image
6–5
6.1.4
DMACSR[4–3]: DMA Control and Status Register (2 UART-Receive Channels)
This register is used to define the transaction-timeout value. In addition, this register contains a completion code that
reports any errors or a time-out condition.
TEN
C4
C3
C2
C1
C0
TXFT
OVRUN
7
6
5
4
32
10
R/W
R/W
R/W
R/W
R/W
R/W
R/C
R/C
BIT
NAME
RESET
FUNCTION
0
OVRUN
0
Overrun condition bit. This bit is set by DMA and cleared by the MCU (see Table 6–3).
OVRUN = 0
No overrun condition
OVRUN = 1
Overrun condition detected. When IEN = 0, this bit does not clear the EN bit in DMACDR; therefore,
the DMAC stays enabled, ready for the next transaction. Clears when the MCU writes a 1. Writing
a 0 has no effect.
1
TXFT
0
Transfer timeout condition bit (see Table 6–3)
TXFT = 0
DMA stopped transfer without time-out
TXFT = 1
DMA stopped due to transaction time-out. When IEN = 0, this bit does not clear the EN bit in
DMACDR; therefore, the DMAC stays enabled, ready for the next transaction. Clears when the
MCU writes a 1. Writing a 0 has no effect.
6-2
C[4:0]
0
This field is used to define the transaction time-out value in 1 ms increments. This value is loaded to a down
counter every time a byte transfer occurs. The down counter is decremented every SOF pulse (1 ms). If the
counter decrements to zero, it sets TXFT =1 (in DMACSR register) and halts the DMA transfer. The counter starts
counting only when TEN = 1 and EN = 1 (in DMACDR)
and the first byte has been received. See Figure 6–1).
00000 = 0ms time-out
:
:
11111 = 31 ms time-out
7
TEN
0
Transaction timeout counter enable/disable bit
TEN = 0 Counter is disabled (does
not time out).
TEN = 1 Counter is enabled.
Table 6–3. DMA IN-Termination Condition
IN-Termination
TXFT
OVRUN
Comments
UART error
0
0
UART eror condition detected
UART partial-packet
0
1
This condition occurs when UART receiver has no more data for host (data starvation).
UART time-out
1
0
This condition occurs when X and Y input-buffers are full and the UART FIFO is full (host is busy).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com