TUSB5052 datasheet(23/84 Pages) TI

23 / 84 page

4–5

Table 4–3. Memory Mapped Registers Summary (XDATA Range = FF80

→ FFFF) (Continued)

ADDRESS

DESCRIPTION

FFA8

DLH1

UART1: Divisor high-byte register

FFA7

DLL1

UART1: Divisor low-byte register

FFA6

MSR1

UART1: Modem status register

FFA5

LSR1

UART1: Line status register

FFA4

MCR1

UART1: Modem control register

FFA3

FCRL1

UART1: Flow control register

FFA2

LCR1

UART1: Line control registers

FFA1

TDR1

UART1: Transmitter data registers

FFA0

RDR1

UART1: Receiver data registers

FF9F

PPADR

P-Port address register

FF9E

PPDAT

P-Port data register

FF9D

PPCTL

P-Port control register

FF9C

PPSTA

P-Port status register

FF9B

PPIMSK

P-Port interrupt mask register

FF9A

PPMCR

P-Port mode control register

FF99

PPCNT

P-Port counter register

↑

RESERVED

FF94

OEPINT

Output end-point interrupt register

FF93

IEPINT

Input end-point interrupt register

FF92

VECINT

Vector interrupt register

FF91

GLOBCTL

Global control register

FF90

ROMS

ROM shadow configuration register

↑

RESERVED

FF83

OEPBCNT_0

Output Endpoint_0: Byte count register

FF82

OEPCNFG_0

Output Endpoint_0: Configuration register

FF81

IEPBCNT_0

Input Endpoint_0: Byte count register

FF80

IEPCNFG_0

Input Endpoint_0: Configuration register

TUSB5052 数据表(PDF) 23 Page - Texas Instruments

TUSB5052 数据表(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载