数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9858 数据表(PDF) 5 Page - Analog Devices

部件名 AD9858
功能描述  1 GSPS Direct Digital Synthesizer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9858 数据表(HTML) 5 Page - Analog Devices

  AD9858 Datasheet HTML 1Page - Analog Devices AD9858 Datasheet HTML 2Page - Analog Devices AD9858 Datasheet HTML 3Page - Analog Devices AD9858 Datasheet HTML 4Page - Analog Devices AD9858 Datasheet HTML 5Page - Analog Devices AD9858 Datasheet HTML 6Page - Analog Devices AD9858 Datasheet HTML 7Page - Analog Devices AD9858 Datasheet HTML 8Page - Analog Devices AD9858 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
AD9858
Rev. A | Page 5 of 32
Parameter
Temp
Test
Level
Min
Typ
Max
Unit
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Full
IV
10
MHz
Minimum Clock Pulse Width Low (tPWL)
Full
IV
5.5
ns
Minimum Clock Pulse Width High (tPWH)
Full
IV
15
ns
Maximum Clock Rise/Fall Time
Full
IV
1
ms
Minimum Data Setup Time (tDS)
Full
IV
7
ns
Mimimum Data Hold Time (tDH)
Full
IV
0
ns
Maximum Data Valid Time (tDV)
Full
IV
20
ns
Parallel Control Bus
WR Minimum Low Time
Full
IV
3
ns
WR Minimum High Time
Full
IV
6
ns
WR Minimum Period
Full
IV
9
ns
Address to WR Setup (TASU)
Full
IV
3
ns
Address to WR Setup (TAHU)
Full
IV
0
ns
Data to WR Setup (TDSU)
Full
IV
3.5
ns
Data to WR Hold (TDHU)
Full
IV
0
ns
Miscellaneous Timing Specifications
REFCLK to SYNCLK
Full
V
2.5
ns
FUD to SYNCLK Setup Time
Full
IV
4
ns
FUD to SYNCLK Hold Time
Full
IV
0
ns
REFCLK to SYNCLK Delay
Full
IV
2.5
3
ns
FUD Rising Edge to Frequency Change
Single Tone Mode
25°C
IV
83
sysclk
cycles
Linear Sweep Mode
25°C
IV
99
sysclk
cycles
FUD Rising Edge to Phase Offset Change
25°C
IV
83
sysclk
cycles
1 The reference clock input is configured to accept a differential or single-ended sine wave input or a 3 V CMOS-level pulse input.
2 REFCLK input is internally dc biased. AC coupling should be used.
3 Reference clock frequency is selected to ensure second harmonic is out of the bandwidth of interest.
4 PD inputs sent @ 400 MHz, with divide-by-4 enabled.
5 The charge pump current is programmable in eight discrete steps, minimum value assumes current sharing.
6 For 0.75 V < VCP < CPVDD – 0.75 V.
7 These differential inputs are internally dc biased. AC coupling should be used.
8 The charge pump supply voltage can range from 4.75 V to 5.25 V.
9 Output interface is differential open collector.
10 For 1 dB output compression; input power measured at 50 Ω.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com