数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

V62/13624-01XE-R 数据表(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
部件名 V62/13624-01XE-R
功能描述  Mixed Signal Microcontroller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

V62/13624-01XE-R 数据表(HTML) 6 Page - Texas Instruments

Back Button V62/13624-01XE-R Datasheet HTML 2Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 3Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 4Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 5Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 6Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 7Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 8Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 9Page - Texas Instruments V62/13624-01XE-R Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 77 page
background image
General-Purpose Register
Program Counter
Stack Pointer
Status Register
Constant Generator
General-Purpose Register
General-Purpose Register
General-Purpose Register
PC/R0
SP/R1
SR/CG1/R2
CG2/R3
R4
R5
R12
R13
General-Purpose Register
General-Purpose Register
R6
R7
General-Purpose Register
General-Purpose Register
R8
R9
General-Purpose Register
General-Purpose Register
R10
R11
General-Purpose Register
General-Purpose Register
R14
R15
6
MSP430F2132-EP
SLAS913A – JULY 2013 – REVISED AUGUST 2013
www.ti.com
Product Folder Links: MSP430F2132-EP
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
4 Short-Form Description
4.1 CPU
The MSP430F2132 CPU has a 16-bit RISC architecture that is highly transparent to the application. All
operations, other than program-flow instructions, are performed as register operations in conjunction with seven
addressing modes for source operand and four addressing modes for destination operand.
The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register
operation execution time is one cycle of the CPU clock.
Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant
generator respectively. The remaining registers are general-purpose registers.
Peripherals are connected to the CPU using data, address, and control buses and can be handled with all
instructions.
4.2 Instruction Set
The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can
operate on word and byte data. Table 1 shows examples of the three types of instruction formats; Table 2 shows
the address modes.
Table 1. Instruction Word Formats
INSTRUCTION FORMAT
EXAMPLE
OPERATION
Dual operands, source-destination
ADD R4,R5
R4 + R5
→ R5
Single operands, destination only
CALL R8
PC
→ (TOS), R8 → PC
Relative jump, unconditional or conditional
JNE
Jump-on-equal bit = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com