| 数据搜索系统,热门电子元器件搜索 |
|
MT7697D 数据表(PDF) 30 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
MT7697D 数据表(HTML) 30 Page - List of Unclassifed Manufacturers |
|
30 / 84 page ![]() MT7697D Internet-of-Things Wireless Connectivity © 2016 MediaTek Inc. Page 30 of 84 This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s). Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. 3-bit prescaler Reference clock rate for de-bounce counter (KHz) Minimum de-bounce period (ms) Maximum de-bounce period (ms) 110 0.125 8 128 111 0.0625 16 256 2.4.10 Power-on Sequence The power-on control sequence diagram shows how the code reset (PMU_RESET_N) is generated on chip. Figure 2-8. PMU Power-on Sequence 2.4.10.1 Power-on Reset (Cold Reset) The power on reset sequence after chip power on is shown below. Step 1: N9 reset is de-asserted and boot from ROM (CM4 reset state is still asserted) Step 2: N9 sets up top configuration registers (such as PLL) and then de-asserts CM4 reset Step 3: CM4 boots from ROM while N9 polls the PDA (Patch Decryption Accelerator) status Step 4: CM4 fetch flash header (N9 FW download length information) Step 5: CM4 setup PDA and PDA address generator |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |