56F8167 datasheet(149/184 Pages) FREESCALE

149 / 184 page

External Memory Interface Timing

56F8367 Technical Data, Rev. 7.0

Freescale Semiconductor

149

Preliminary

DCAOE and DCAEO are calculated as follows:

The timing of write cycles is different when WWS = 0 than when WWS > 0. Therefore, some parameters

contain two sets of numbers to account for this difference. Use the “Wait States Configuration” column

of Table 10-16 to make the appropriate selection.

Figure 10-4 External Memory Interface Timing

Note:

When multiple lines are given for the same wait state configuration, calculate each and then select the

smallest or most negative.

DCAOE =

0.5 - MAX XTAL duty cycle, if ZSRC selects prescaler clock and the prescaler is set to

÷ 1

0.0 all other cases

DCAEO =

MIN XTAL duty cycle - 0.5, if ZSRC selects prescaler clock and the prescaler is set to

÷ 1

0.0 all other cases

Example of DCAOE and DCAEO calculation:

Assuming prescaler is set for

÷ 1 and prescaler clock is selected by ZSRC, if XTAL duty cycle

ranges between 45% and 60% high;

DCAOE = .50 - .60 = - 0.1

DCAEO = .45 - .50 = - 0.05

tDRD

tRDD

tAD

tDOH

tDOS

tDWR

tRDWR

tWAC

tWRRD

tWR

tAWR

tWRWR

tARDD

tRDA

tRDRD

tRD

tARDA

Data Out

Data In

A0-Axx,CS

D0-D15

Note: During read-modify-write instructions and internal instructions, the address lines do not change state.

56F8167 数据表(PDF) 149 Page - Freescale Semiconductor, Inc

56F8167 数据表(HTML) 149 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载