数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

56F8167 数据表(PDF) 147 Page - Freescale Semiconductor, Inc

部件名 56F8167
功能描述  16-bit Digital Signal Controllers
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

56F8167 数据表(HTML) 147 Page - Freescale Semiconductor, Inc

Back Button 56F8167 Datasheet HTML 143Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 144Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 145Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 146Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 147Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 148Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 149Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 150Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 151Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 184 page
background image
External Clock Operation Timing
56F8367 Technical Data, Rev. 7.0
Freescale Semiconductor
147
Preliminary
10.5 External Clock Operation Timing
Figure 10-3 External Clock Timing
10.6 Phase Locked Loop Timing
Table 10-13 External Clock Operation Timing Requirements1
1. Parameters listed are guaranteed by design.
Characteristic
Symbol
Min
Typ
Max
Unit
Frequency of operation (external clock driver)2
2. See Figure 10-3 for details on using the recommended connection of an external clock driver.
fosc
0—
120
MHz
Clock Pulse Width3
3. The high or low pulse width must be no smaller than 8.0ns or the chip will not function.
tPW
3.0
ns
External clock input rise time4
4. External clock input rise time is measured from 10% to 90%.
trise
10
ns
External clock input fall time5
5. External clock input fall time is measured from 90% to 10%.
tfall
10
ns
Table 10-14 PLL Timing
Characteristic
Symbol
Min
Typ
Max
Unit
External reference crystal frequency for the PLL1
1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work
correctly. The PLL is optimized for 8MHz input crystal.
fosc
48
8.4
MHz
PLL output frequency2 (fOUT)
2. ZCLK may not exceed 60MHz. For additional information on ZCLK and (fOUT/2), please refer to the OCCS chapter in
the 56F8300 Peripheral User Manual.
fop
160
260
MHz
PLL stabilization time3 -40
° to +125°C
3. This is the minimum time required after the PLL set up is changed to ensure reliable operation.
tplls
—1
10
ms
External
Clock
VIH
VIL
Note: The midpoint is VIL + (VIH – VIL)/2.
90%
50%
10%
90%
50%
10%
tPW
tPW
tfall
trise



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com