数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5321 数据表(PDF) 16 Page - Cirrus Logic

部件名 CS5321
功能描述  24-bit, Variable-bandwidth A/D Converter Chipset
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5321 数据表(HTML) 16 Page - Cirrus Logic

Back Button CS5321 Datasheet HTML 12Page - Cirrus Logic CS5321 Datasheet HTML 13Page - Cirrus Logic CS5321 Datasheet HTML 14Page - Cirrus Logic CS5321 Datasheet HTML 15Page - Cirrus Logic CS5321 Datasheet HTML 16Page - Cirrus Logic CS5321 Datasheet HTML 17Page - Cirrus Logic CS5321 Datasheet HTML 18Page - Cirrus Logic CS5321 Datasheet HTML 19Page - Cirrus Logic CS5321 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
CS5321/22
16
DS454F2
2. GENERAL DESCRIPTION
The CS5321 is a fourth-order CMOS monolithic
analog modulator designed specifically for very
high resolution measurement of signals between dc
and 1600 Hz. Configuring the CS5321 with the
CS5322 FIR filter results in a high resolution A/D
converter system that performs sampling and A/D
conversion with a dynamic range exceeding 120
dB.
The CS5321 uses a fourth-order oversampling ar-
chitecture to achieve high resolution A/D conver-
sion. The modulator consists of a 1-bit A/D
converter embedded in a negative feedback loop.
The modulator provides an oversampled serial bit
stream at 256 kbits per second (HBR=1) and 128
kbits per second (HBR=0) operating with a clock
rate of 1.024 MHz. Figure 18 illustrates the
CS5321 block diagram.
The CS5322 is a monolithic digital Finite Impulse
Response (FIR) filter with programmable decima-
tion. The CS5322 and CS5321 are intended to be
used together to form a unique high dynamic range
ADC chipset. The CS5322 provides the digital
anti-alias filter for the CS5321 modulator output.
The CS5322 consists of: a multi-stage FIR filter,
four registers (status, data, offset, and configura-
tion), a flexible serial input and output port, and a
2-channel input data multiplexer that selects data
from the CS5321 (MDATA) or user test data
(TDATA). The CS5322 decimates (64x to 4096x)
the output to any of seven selectable up-date peri-
ods: 16, 8, 4, 2, 1, 0.5 and 0.25 milliseconds. Data
is output from the digital filter in a 24-bit serial for-
mat. Figure 19 illustrates the CS5322 Block Dia-
gram.
Figure 18. CS5321 Block Diagram
AINR
Vdd1
Σ
Osc.
Detect
AIN+
AIN-
VREF+
VREF-
D/A
A/D
Digital
Control
MDATA
MDATA
Clock
Generation
MSYNC
MCLK
HBR
MFLG
OFST
LPWR
Vss1
AGND
Vdd2
Vss2
DGND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com