数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42448 数据表(PDF) 49 Page - Cirrus Logic

部件名 CS42448
功能描述  108 dB, 192 kHz 6-in, 8-out CODEC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42448 数据表(HTML) 49 Page - Cirrus Logic

Back Button CS42448 Datasheet HTML 45Page - Cirrus Logic CS42448 Datasheet HTML 46Page - Cirrus Logic CS42448 Datasheet HTML 47Page - Cirrus Logic CS42448 Datasheet HTML 48Page - Cirrus Logic CS42448 Datasheet HTML 49Page - Cirrus Logic CS42448 Datasheet HTML 50Page - Cirrus Logic CS42448 Datasheet HTML 51Page - Cirrus Logic CS42448 Datasheet HTML 52Page - Cirrus Logic CS42448 Datasheet HTML 53Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 70 page
background image
DS648PP2
49
6.6
ADC CONTROL & DAC DE-EMPHASIS (ADDRESS 05H)
6.6.1
ADC1-2 HIGH PASS FILTER FREEZE (ADC1-2_HPF FREEZE)
Default = 0
Function:
When this bit is set, the internal high-pass filter will be disabled for ADC1 and ADC2.The current DC
offset value will be frozen and continue to be subtracted from the conversion result. See “ADC Digital
Filter Characteristics” on page 14.
6.6.2
ADC3 HIGH PASS FILTER FREEZE (ADC3_HPF FREEZE)
Default = 0
Function:
When this bit is set, the internal high-pass filter will be disabled for ADC3.The current DC offset value
will be frozen and continue to be subtracted from the conversion result. See “ADC Digital Filter Char-
acteristics” on page 14.
6.6.3
DAC DE-EMPHASIS CONTROL (DAC_DEM)
Default = 0
0 - No De-Emphasis
1 - De-Emphasis Enabled (Auto-Detect Fs)
Function:
Enables the digital filter to maintain the standard 15
µs/50µs digital de-emphasis filter response at the
auto-detected sample rate of either 32, 44.1, or 48 kHz. De-emphasis will not be enabled, regardless
of this register setting, at any other sample rate.
6.6.4
ADC1 SINGLE-ENDED MODE (ADC1 SINGLE)
Default = 0
0 - Disabled; Differential input to ADC1
1 - Enabled; Single-Ended input to ADC1
Function:
When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC1.
+6 dB digital gain is automatically applied to the serial audio data of ADC1. The negative leg must be
driven to the common mode of the ADC. See Figure 27 on page 56 for a graphical description.
6.6.5
ADC2 SINGLE-ENDED MODE (ADC2 SINGLE)
Default = 0
0 - Disabled; Differential input to ADC2
1 - Enabled; Single-Ended input to ADC2
7
654
32
10
ADC1-2_HPF
FREEZE
ADC3_HPF
FREEZE
DAC_DEM
ADC1
SINGLE
ADC2
SINGLE
ADC3
SINGLE
AIN5_MUX
AIN6_MUX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com