数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42448 数据表(PDF) 35 Page - Cirrus Logic

部件名 CS42448
功能描述  108 dB, 192 kHz 6-in, 8-out CODEC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42448 数据表(HTML) 35 Page - Cirrus Logic

Back Button CS42448 Datasheet HTML 31Page - Cirrus Logic CS42448 Datasheet HTML 32Page - Cirrus Logic CS42448 Datasheet HTML 33Page - Cirrus Logic CS42448 Datasheet HTML 34Page - Cirrus Logic CS42448 Datasheet HTML 35Page - Cirrus Logic CS42448 Datasheet HTML 36Page - Cirrus Logic CS42448 Datasheet HTML 37Page - Cirrus Logic CS42448 Datasheet HTML 38Page - Cirrus Logic CS42448 Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 70 page
background image
DS648PP2
35
4.5.5 OLM #2
OLM #2 serial audio interface format operates in single or double-speed mode and will master
or slave ADC/DAC_SCLK at 256Fs.
4.5.6 TDM
Data is received most significant bit (MSB) first, on the second rising edge of the DAC_SCLK
occurring after a DAC_LRCK rising edge. All data is valid on the rising edge of DAC_SCLK. The
AIN1 MSB is transmitted early but is guaranteed valid for a specified time after SCLK rises. All
other bits are transmitted on the falling edge of ADC_SCLK. Each time slot is 32 bits wide, with
the valid data sample left justified within the time slot. Valid data lengths are 16, 18, 20, or 24.
ADC/DAC_SCLK must operate at 256Fs. ADC/DAC_LRCK identifies the start of a new frame
and is equal to the sample rate, Fs.
ADC/DAC_LRCK is sampled as valid on the rising ADC/DAC_SCLK edge preceding the most
significant bit of the first data sample and must be held valid for at least 1 ADC/DAC_SCLK pe-
riod.
NOTE: The ADC does not meet the timing requirements for proper operation in Quad-Speed
Mode.
Figure 19. One Line Mode #2 Format
ADC/DAC_LRCK
ADC/DAC_SCLK
LSB
MSB
24 clks
128 clks
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
MSB
24 clks
24 clks
24 clks
24 clks
24 clks
Left Channel
Right Channel
24 clks
AIN1
24 clks
24 clks
24 clks
24 clks
24 clks
ADC_SDOUT1
DAC_SDIN1
24 clks
AOUT7
AOUT1
AOUT3
AOUT5
AOUT2
AOUT4
AOUT6
24 clks
AOUT8
DAC_SDIN4
AIN3
AIN5
AIN2
AIN4
AIN6
128 clks
AOUT6
ADC/DAC_SCLK
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
DAC_SDIN1
AOUT1
AOUT4
AOUT2
AOUT5
AOUT3
32 clks
32 clks
32 clks
32 clks
32 clks
32 clks
AOUT8
LSB
MSB
LSB
MSB
AOUT7
32 clks
32 clks
ADC/DAC_LRCK
256 clks
MSB
Bit or Word Wide
LSB
AIN6
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
LSB
MSB
ADC_SDOUT1
AIN1
AIN4
AIN2
AIN5
AIN3
32 clks
32 clks
32 clks
32 clks
32 clks
32 clks
AUX2
LSB
MSB
LSB
MSB
AUX1
32 clks
32 clks
MSB
Figure 20. TDM Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com