数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM29BDS643D 数据表(PDF) 7 Page - Advanced Micro Devices

部件名 AM29BDS643D
功能描述  64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM29BDS643D 数据表(HTML) 7 Page - Advanced Micro Devices

Back Button AM29BDS643D Datasheet HTML 3Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 4Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 5Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 6Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 7Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 8Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 9Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 10Page - Advanced Micro Devices AM29BDS643D Datasheet HTML 11Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
Am29BDS643D
7
PRELI M INARY
INPUT/OUTPUT DESCRIPTIONS
A16–A21
=
Address Inputs
A/DQ0–
=
Multiplexed Address/Data input/output
A/DQ15
CE#
=
Chip Enable Input. Asynchronous
relative to CLK for the Burst mode.
OE#
=
Output Enable Input. Asynchronous
relative to CLK for the Burst mode.
WE#
=
Write Enable Input.
VCC
=
Device Power Supply (1.7 V–1.9 V).
VSS
=
Ground
NC
=
No Connect; not connected internally
RDY
=
Ready output; indicates the status of
the Burst read. Low = data not valid at
expected time. High = data valid.
CLK
=
The first rising edge of CLK in
conjunction with AVD# low latches
address input and activates burst
mode operation. After the initial word
is output, subsequent rising edges of
CLK increment the internal address
counter. CLK should remain low
during asynchronous access.
AVD#
=
Address Valid input. Indicates to
device that the valid address is
present on the address inputs
(address bits A0–A15 are multiplexed,
address bits A16–A21 are address
only).
Low = for asynchronous mode,
indicates valid address; for burst
mode, causes starting address to be
latched on rising edge of CLK.
High = device ignores address inputs
PS
=
Power Saving input/output
During a read operation, PS indicates
whether or not the data on the outputs
are inverted. Low = data not inverted;
High = data inverted
RESET#
=
Hardware reset input. Low = device
resets and returns to reading array
data
WP#
=
Hardware write protect input. Low =
disables writes to SA133 and SA134
VPP
=
At 12 V, accelerates programming;
automatically places device in unlock
bypass mode. At VIL, disables
program and erase functions. Should
be at VIH for all other conditions.
LOGIC SYMBOL
6
16
A/DQ0–
A/DQ15
A16–A21
CE#
OE#
WE#
RESET#
CLK
RDY
PS
AVD#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com